CS-7105

5V, 250mA Voice Coil Motor Driver with H-bridge and Programmable Head Retract, Bandwidth and Power Fault Detection

Description


The CS-7105 is a voice coil power driver intended for use in 5V 2.5 inch Hard Disk servo systems. The CS-7105 contains the complete H-Bridge power amplifier, including the 4 power transistors, and all

control functions. Head retraction circuitrv is provided to allow for a controlled shutdown of the drive. Power Fault, and Thermal Fault Detection are also included.

Absolute Maximum Ratings

| V_{CC_1} , V_{CC_2} , | 10V |
|------------------------------------|--------------------------|
| Auxiliary Supply, V _{AUX} | |
| Logic Input Voltage | 0.3V to V _{AUX} |
| Logic Output Voltage | |
| Maximum Junction Temperature | |
| Maximum Power Dissipation | |
| H-Bridge Output Current | |
| Storage Temperature | |
| Operating Temperature | |

Block Diagram



Features

Single 5 Volt Power Supply

Full 250mA H-Bridge

On Chip Transient Protection

Low System Offset Current (<1mA)

Low Supply Current (6mA)

Low Current Standby Mode

All Amplifiers internally Compensated


No Crossover Distortion

Programmable Functions:

 V_{REF} **Retract Voltage** System Bandwidth **Power Fault Detector** Transconductance

On Chip Thermal Protection

Package Options





Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818 Tel: (401)885-3600 Fax (401)885-5786 Telex WUWWW.DataSheet4U.com

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | U |
|---|-----------------------------|------|------------------|------|---|
| Power Supply | | | | | |
| Supply Voltage Range | | 4.5 | 5.0 | 5.5 | ν |
| V _{CC₁} and V _{CC₂} | | | y : - | 0.0 | • |
| Total Supply Current | | | | | |
| $(I_{CC} + I_{AUX})$ | | | | | |
| V _{ENABLE} = 2.0V (Track Following) | | | 6.0 | 25.0 | n |
| $V_{\text{ENABLE}} = 0.8V$ | | | 0.0 | 2.0 | n |
| Auxiliary Voltage, V _{AUX} | | 2.0 | | 15.0 | V |
| Auxiliary Current, I _{AUX} | | | | 15.0 | n |
| $V_{CC} = 0, V_{AUX} = 5.0V$ | | | | | |
| Logic I/O | | | | | |
| Logic HI Input Current | $V_{IN} = 2.0V$ | | | 100 | μ |
| Logic LOW Input Current | $V_{IN} = 0.8V$ | | | -100 | μ |
| Logic HI Input Voltage | | | 1.5 | 2.0 | V |
| Logic LOW Input Voltage | | 0.8 | 1.5 | | V |
| FAULT | $I_{OUT} = 100 \mu A$ | | | 0.4 | V |
| PWRFLT | $I_{OUT} = 100 \mu A$ | | | 0.4 | V |
| Voltage Reference | | | | | |
| V_{REF} | $R_{MULT} = 20k\Omega$ | 2.40 | 2.50 | 2.60 | V |
| Output Current | $R_{REF} = 20k\Omega$ | 2.0 | | | n |
| PSRR | e e | 40 | | | d |
| Closed Loop System (R _{SENS} | $_{\mathrm{GE}}=2\Omega$) | | | | |
| Transconductance | | | | | |
| (Buffer amplifier set for Gair | | | | | |
| $(T_A = 25^{\circ}C)$ $I_{Aver} = 200 \text{ m } \Delta$ | $R_n = 50k\Omega$ | 100 | 200 | 210 | |
| $I_{OUT} = 200 \text{mA}$ | $R_f = 20k\Omega$ | 190 | 200 | 210 | n |
| $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ | | | | | |
| $I_{OUT} = 200 \text{mA}$ | | 186 | 200 | 214 | n |
| Output Offset Current | $T_A = 25^{\circ}C$ | | | 1.00 | n |
| Output Offset Current | $T_A = 0$ to 70° C | | | 1.25 | n |
| Input Voltage Range | | 0.00 | | 3.50 | V |
| Frequency Response | | 30 | | | k |
| H-Bridge Amplifier | | | | | |
| Voltage Gain | | | 14 | | V |
| Frequency Response | | 60 | | | k |
| Bridge Output Current | | 250 | | | n |
| Quiescent Bias Current (per Side) | | | 2 | | n |
| | | | | 0.25 | V |
| Bridge Saturation Voltage, $I_{OUT} = 100 \text{mA}$, $T_A = 25^{\circ}\text{C}$ | | | | 0.23 | • |

| Electrical Characteristics: continued | | | | | |
|---|--------------------------------|------|------|------|--------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| H-Bridge Amplifier (con | itinued) | | | | |
| Bridge Saturation Voltage I _{OUT} =200mA, (T _A = 0 to 2 | | | | 0.60 | V |
| Thermal Shutdown Temp | р. | | 150 | | °C |
| Buffer Amplifier | | | | | |
| Open Loop Gain | | 60 | | | dB |
| Input Offset Voltage | | | | 5 | mV |
| Input Bias Current | | | | 5.0 | μΑ |
| Unity Gain Bandwidth | | 300 | 500 | | kH_Z |
| PSRR | | 50 | | | dB |
| Input Common Mode Ra | 0 | | 3.5 | V | |
| Output Voltage Range | 0.1 | | 3.5 | V | |
| Current Sensing Amplif | ier | | | | |
| Closed Loop Gain | $V_{IN} = (V_{OUT}) - (SENSE)$ | 1.45 | 1.50 | 1.55 | V/V |
| Input Offset Voltage | | | | 5 | mV |
| Power Fault Level | | | | | |
| V_{FAULT} | $R_{PWR_H} = 30k\Omega$ | 3.75 | 4.00 | 4.25 | V |
| V _{FAULT} Hysteresis | $R_{PWR_L} = 50k\Omega$ | | 100 | 200 | mV |
| Head Park | | | | | |
| V_{PARK} | $R_{PARK} = 5k\Omega$ | 0.4 | 0.5 | 0.6 | V |
| Output Current | | 10 | | | mA |

Package Pin Description

| | - Tuchta | ge i ii bescription |
|---------------|--------------------|---|
| PACKAGE PIN # | PIN SYMBOL | FUNCTION |
| 24 Lead SO | | |
| 15 | V_{CC_1} | Positive power supply, 4.5V to 5.5V. |
| 11 | Gnd_1 | Analog ground. |
| 5 | V_{AUX} | Auxiliary power supply for head park during supply line failure. |
| 1 | V_{CC_2} | Positive power supply for the H-Bridge driver. |
| 4 | Gnd_2 | Ground for the H-Bridge driver. |
| 21 | Gnd_3 | Ground for the H-Bridge driver. |
| 7 | $V_{ m REF}$ | Internal voltage reference for external DAC. |
| 6 | V_{PARK} | Voltage that is programmed by an external resistor and is applied across the VCM during park. |
| 10 | BUF _{OUT} | Output of the buffer amplifier and input to the transconductance amplifier. |
| 8 | BUF- | Negative input to the buffer amplifier. |
| 9 | BUF+ | Positive input to the buffer amplifier. |
| 20 | ENABLE | Digital input to select standby of full power mode. |
| 23 | FAULT | A digital output signaling an over velocity, a power fault, or a thermal fault condition. Reset by the ENABLE pin. May also be used for spin brake. |
| 19 | PWRFLT | Open Collector NPN output. Low indicates power fault. |
| 18 | PARK | Logic input for park. |
| 17 | I_{SENSE} | Output of the amplifier sensing the VCM current. |
| 12 | IN- | Negative input of the transconductance amplifier. |
| 13 | IN+ | Positive input of the transconductance amplifier. |
| 2 | V_{OUT} - | Negative output of H-Bridge. |
| 24 | V_{OUT} + | Positive output of H-Bridge. |
| 16 | SENSE | Current sense input from the current sense resistor. |
| 14 | COMP | Compensation node of the transconductance amplifier. |
| 22 | V_{MULT} | Programming pin for V _{REF} . |
| 3 | V_{FAULT} | Programming pin for power fault. |

Circuit Description

Power Supply

Power supply pins V_{CC_1} and V_{CC_2} must be connected together externally. V_{aux} can be connected to V_{CC} or to a Park voltage source. During normal operation where the Park source is not active, the V_{AUX} is internally powered from the V_{CC} line. Gnd₁, Gnd₂, and Gnd₃ must all be connected to system ground.

The current sensing amplifier provides a voltage which is 1.5 times the voltage across R_{SENSE} and is referenced to V_{REF} . The gain of this amplifier is set by internal resistors.

Vollage Reference

A bandgap voltage source is used to provide the reference for the power fault detector and for the transconductance reference voltage. The reference voltage is programmed by external resistors.

Power Fault Detector

The power fault detector monitors the voltage supply line. Should an undervoltage condition occur, the FAULT line will switch low and a head park will occur. If the power recovers, the fault condition will be cleared. The power fault level is programmable by external resistors.

Transconductance Loop

The transconductance loop consists of a full H-Bridge output stage, a low offset error amplifier, and an input buffer amplifier. The transconductance is programmed by external resistors.

The buffer amplifier is a low offset operational amplifier which can be configured as a gain stage or as a second order low pass filter.

The error amplifier is a low offset operational amplifier which can be configured as a gain stage or as a second order low pass filter.


The power amplifier is a full H-Bridge with 250mA capability, and built in transient protection diodes. The differential voltage gain is 14. Class AB bias is used to eliminate crossover distortion.

The power amplifier is protected from overload by thermal shutdown circuitry. Should a thermal overload occur, the H-Bridge amplifier will turn off until the ENABLE line is toggled low then high.

The ENABLE pin is used to select full power mode or standby mode. When ENABLE is high, the circuit is in the full power mode. When ENABLE is low, the circuit is in a standby mode with only the logic powered.

The FAULT line is an open collector NPN transistor which is intended to provide a system reset. This line will switch low if a power fault or a thermal fault is detected. This line may also be used to drive a spin brake.

Application Diagram





Package Specification


PACKAGE DIMENSIONS IN mm (INCHES) D Thermal Data **Lead Count English** Metric $R\Theta_{JC}$ typ Max Min Max Min RΘIA 24 Lead SO 15.54 15.29 .602 .612

ermal Data C typ A typ 80 PACKAGE THERMAL DATA 24 Lead SODW C //W 80 C //W

24 Lead SO







Ordering Information

Part Number CS-7105DW24 **Description** SO Wide

Preliminary

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.



Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818 Tel: (401)885-3600 Fax (401)885-5786

Telex WUI 6817157 WWW.DataSheet4U.com © 1992 Cherry Semiconductor Corporation