# Juno™ UR8HC007-001



Input Device and Power Management Companion IC for Jupiter Devices

## HID & SYSTEM MANAGEMENT PRODUCTS, H/PC IC FAMILY

#### DESCRIPTION

Juno<sup>™</sup> 01 is a member of a series of multi-functional companion ICs for Jupiter-class devices and other devices using RISC-based processors. The IC interfaces the system via either asynchronous serial or the Serial Peripheral Interface (SPI), and provides keyboard scanning, special general purpose I/O (GPIO) and unique system power management capabilities.

The Zero-Power<sup>™</sup> Juno<sup>™</sup> will power down even between key presses. Semtech's proprietary circuitry (patent pending) allows the IC to power down even when PS/2 devices are connected and active. Typical power consumption is less than 1 µA, a first for embedded ICs.

The Juno<sup>™</sup> provides continuous operation between 3V and 5V and scans a fully programmable 8 X 16 keyboard matrix. The IC is equipped with three Zero-Power<sup>™</sup> PS/2 ports for the hot-plug connection of an external PS/2 keyboard and mouse as well as an internal PS/2 mouse, including those with MouseWheels.

In addition, the Juno<sup>™</sup> offers special general purpose I/O (GPIO), ideal for use for lid functions, power switches, ring indicators, docking signals, battery measurement, LEDs, etc.

The integration of features, many of them programmable, on one IC increases flexibility and reduces component count and cost.

Juno, Zero-Power, Self Power Management, and Message loss-less wake-up are trademarks of Semtech Corporation. Semtech is a registered trademark of Semtech Corporation. All other trademarks belong to their respective companies.

## FEATURES


- Typically consumes less than 1 µA
- Scans a fully programmable 8 X 16 matrix that supports Japanese, English and European keyboards
- Operates continuously between 3
  Volts and 5 Volts
- Offers unique power management capabilities that work in harmony with Windows<sup>®</sup> CE power modes
- Always runs in "Stop" mode without data or event loss
- Provides three Zero-Power<sup>™</sup> PS/2 ports for the hot-plug connection of external keyboards/mice & internal mouse, including MouseWheels
- Uses proprietary circuitry, so "Stop" mode is entered even when PS/2 devices are connected and active
- Available in 1.7mm high package to accommodate slim designs

## PIN ASSIGNMENTS

Jupiter devices/Professional PCs

- GPIO pins provide interrupt at both falling and rising edge of signals, ideal for lid functions, power, ring indicators, docking signals, battery measurement, etc.
- Has additional GPIO available for LEDs, switches, etc.
- Offers internal control of LCD brightness/contrast, audio, etc. as well as four 10-bit A/D channels for power management monitoring
- Cost-effective, reducing overall system costs by integrating features that would typically require multiple additional components
- Provides programmable features that allow for maximum design differentiation without customization
- Other Juno<sup>™</sup> versions offer control of internal pointing device
- H/PCs, Web Phones, & G3 Terminals

## APPLICATIONS




www.semtech.com



#### **ORDERING CODE**

Package options	Pitch in mm's	<b>TA = 0°C to +75°C</b>
80-pin, Plastic LQFP	0.5	UR8HC007-001-XX-FQ
Other materials	Туре	Part number
Technical Reference Manual	Document	DOC8-007-001-TR-XXX
Juno™ Evaluation Kit	Evaluation Kit	EVK8-007-001-XXX
XX = Optional for customizatio	n	
XXX = Denotes revision number	er	

#### FUNCTIONAL DIAGRAM





## PIN DEFINITIONS

	Pin Numbers			
Mnemonic	LQFP	Туре	Name and Function	
Power Supply				
VDD	71	PWR	Positive Supply Voltage	
AVREF	72	Al	Positive analog reference voltage	
AVSS	73	PWR	Ground: analog signal	
VSS	30	PWR	Ground: negative supply voltage	
VSS1	24	PWR	Auxiliary ground; must be tied to	
			pin 30	
Reset				
RESET	25	1	<b>Controller hardware reset pin:</b> when at Low-level, this pin holds the UR8HC007in a reset state. This pin must be held at a logic-low until power supply voltage (VDD) reaches the minimum operating level (2.7V).	
Oscillator pins		-		
OSCI	28	I	Oscillator input: connect ceramic resonator with built-in load capacitors or CMOS clock from external oscillator 4 MHz operating frequency	
_OSCO	29	0	Oscillator Output: connect ceramic resonator with built-in load capacitors or keep open if external oscillator is used	
Keyboard / Event Wake-up				
WKUP	59	I/pD	<b>Wake-up</b> : wakes up the chip if there is a key press in the scanned keyboard matrix (Active-Low) or drives the pin high when running	
Scanned				
matrix pins				
ROW0-ROW7	70-63		Row matrix outputs	
COL0-COL15	54-39	0	Column matrix outputs	
PS/2 ports				
PS2EN	27	0	<b>Control output:</b> when low, disables PS/2 communications by holding the PS/2 clock lines low	
IPDAT	9	I5V/nD5V	<b>PS/2 Data</b> line for internal pointing device	
IPCLK	6	I5V/nD5V	<b>PS/2 Clock</b> line for internal pointing device	
EXODAT	8	I5V/nD5V	PS/2 Data line for external device 0	
EXOCLK	5	I5V/nD5V	PS/2 Clock line for external device 0	
EX1DAT	7	I5V/nD5V	PS/2 Data line for external device 1	
EX1CLK	4	I5V/nD5V	<b>PS/2 Clock</b> line for external device 1	



## PIN DEFINITIONS (CON'T)

	Pin Nu	mbers	
Mnemonic	LQFP	Туре	Name and Function
General Purpose			
Input/Ouput			
GIOO			
GIO00/LED0-GIO3/LED3	34-31	I/O	General purpose input/output pin,
			LED driver
GIO1			
GIO10/SW10-GIO15/SW15	17-14	I/O	General purpose input/output pin,
	36-35		switch input
GIO16/SW16-GIO17/SW17	3-2	I5V/nD5V	General purpose input/output pin,
			switch input

Note: In order to have a negative edge interrupt capability for SW10 - SW17, the corresponding switch Inputs should also be connected to the extended resistive network acting on the \_WKUP pin. Switch closure must be tied to ground; the IC will remain in high power consumption mode until all the switches are released.

GIO20/SW0/±INT0	13	I/O, I±Int	General purpose input/output pin,
GIO21/SW1/±INT1	12		switch Input. Capable of interrupt on
			both positive and negative edges
GIO3 - analog input			
GIO30/AD0	1	I/O/Ai	General purpose input/output pin,
			A/D input 0
GIO31/AD1	80	I/O/Ai	General purpose input/output pin,
			A/D input 1
GIO32/AD2	79	I/O/Ai	General purpose input/output pin,
			A/D input 2
GIO33/AD3	78	I/O/Ai	General purpose input/output pin,
			A/D input 3
Analog output			
PWM0	62	0	Channel 0 of Pulse Width Modulator
PWM1	61	0	Channel 1 of Pulse Width Modulator
DA	11	Ao	D/A output (Range: AVSS to AVREF)

## Reserved for

#### embedded pointing

device				
EPX0	77	I/O/Ai	Driver, A/D	
EPX1	76	I/O/Ai	Driver, A/D	
EPX2	37	I/O	Control, Driver	
EPX3	38	I/O	Control, Driver	
EPX4	55	I/O	Control, Driver	
EPX5	10	I/O/Ao	Control, Driver, Analog Adjustment	
EPX6	58	l/lpup/O	Left Button	
EPX7	57	l/lpup/O	Middle Button	
EPX8	56	l/lpup/O	Right Button	
EPX9	75	I/O/Ai	Driver, A/D	
EPX10	74	I/O/Ai	Driver, A/D	
System status				
monitoring				
_LID	23	I±Int	Lid closed signal from the lid switch	
			(Active-Low). Capable of Interrupt on	
			both positive and negative edges	
PWROK	22	I±Int	Power OK signal. Capable of Interrupt	
			on both positive and negative edges	
			· • • • •	



## PIN DEFINITIONS (CON'T)

	Pin Numbers				
Mnemonic	LQFP Type		Name and Function		
_HSUS	26	1	Host_Suspended signal		
			(Active-Low). When low, indicates		
			that host computer system is in		
			power-reduced or Stop mode.		
Communication					
interface					
_SS/_RTS	60	I_Int	Slave_Select (SPI mode) or		
			Ready_To_Send (asynchronous		
			serial mode). Active-Low signal Input		
			Low-level indicates that the host		
			system has data for the UR8HC007-		
			001 peripheral device or the host		
			system is ready to accept data from		
			the UR8HC007-001 peripheral device		
			Capable of interrupt on negative edge		
			Pin 60 and pin 18 should both be "Low		
			for data exchange to occur.		
_ATN/_CTS	18	0	Attention (SPI mode) or		
			Clear_To_Send (asynchronous		
			serial mode). Active-Low signal		
			output. Low-level indicates that the		
			UR8HC007-001 peripheral device has		
			data for the host system or the		
			UR8HC007 peripheral device is ready		
			to accept data from the host system.		
			Pin 18 and pin 60 should both be "Lov		
			for data exchange to occur.		
MISO/TXD	20	I/O / O	Master-In-Slave-Out (SPI mode) or		
			Transmit Data (asynchronous serial		
			mode, Idle = "High" = 1)		
MOSI/RXD	21	I	Master-Out-Slave-In (SPI mode) or		
			Receive Data (asynchronous		
			serial mode)		
SCLK/ISEL	19	I	Serial Clock (SPI mode) or Interface		
			Select (asynchronous serial mode).		
			Tie "Low" to select asynchronous		
			serial mode. In SPI mode, use the		
			following clock sequence: Idle-High /		
			Negative-Edge (Shift Data) \ Positive-		
			Edge (Latch Data), Idle-High.		

**Note 1:** An underscore in front of the pin mnemonic denotes an active low signal.



#### JUNO™ FAMILY COMMUNICATIONS INTERFACE

The Juno<sup>™</sup> family of controllers implements two modes of serial communications: The "Synchronous Peripheral Interface (SPI) mode and the asynchronous serial mode.

The SPI is a synchronous bidirectional, multi-slave interface that supports bit rates up to 500 Kb/s. Several hosts and companion chips implement the SPI protocol in order to communicate with a wide range of peripherals such as EEPROMs, A/D converters, MCUs and other system components. Alternatively, the SPI may be implemented through software on the host side.

The Juno<sup>™</sup> family implements the \_ATN as an additional hand-shake signal in order to support low power operation of the bus.

The asynchronous serial mode interface (UART type) operates at a fixed baud rate of 62.5 Kb/s.


Both interfaces are implemented through the same set of four pins.

The IC determines the mode of communication with the host during power-up by reading the value of the SCLK/ISEL pin. If the pin is tied low, the asynchronous serial mode is enabled. If it is high, the SPI mode is enabled.


Please refer to the Juno<sup>™</sup> Technical Reference Manual for a description of handshake and critical timing parameters for each interface.

The diagrams below describe the SPI and asynchronous communications interfaces, respectively.

#### **SPI Communications Interface**



#### **Asynchronous Serial Communications Interface**





### PROTOCOLS, COMMANDS AND REPORTS

#### **Overview**

The Juno<sup>™</sup> UR8HC007 implements and supports four types of transaction messages.

1. Commands from the UR8HC007 to the host system

2. Commands from the host system to the UR8HC007

3. Human Input Device (HID) reports to the system

4. Event Alert messages to the system

The protocol is fundamentally implemented through a set of general packet commands that allow handling and reporting of each individual controller register and each bit within each register. In this manner, the system achieves maximum flexibility in manipulating the operation of the UR8HC007 controller. **General Message Structure** 

Communications between the Juno<sup>™</sup> UR8HC007 and the host processor are implemented using a set of packet protocols and commands. The general structure of a message is shown in the following diagram:

Protocol Header
Command/Report Identifier
Message Body
(if applicable)
LRC

General Message Format

The protocol header identifies the type of transaction. The following table lists the available protocols.

#### **Protocol Headers**

Protocol	Header
Simple Commands	80H
Write Register bit	81H
Read Register bit	82H
Write Register	83H
Read Register	84H
Write Block	85H
Read Block	86H

Protocols used in responses, re Protocol	ports and alerts issued by the controller Header
Protocol	Header
Simple Commands	80H
Report Register bit & Event Alerts	81H
Report Register	83H
Report Block	85H
Pointing Device Data Report	87H
Keyboard Device Data Report	88H



#### PROTOCOLS, COMMANDS AND REPORTS, (CON'T)

#### **HID Data Report**

The pointing device data reports format covers both absolute (where applicable) and relative positioning devices. In addition, it provides support for MouseWheel-type of input devices.

#### **Keyboard Data Report**

The keyboard data reports return changes on the keyboard matrix or the external PS/2 keyboard device. Keys are uniquely identified according to the key number table listed in Appendix A of the *Juno™ Technical Reference Manual*. The Key Up or Key Release number is the result of a logical OR of the key number with 80H.

#### LRC (Longitudinal Redundancy Check)

The LRC is calculated for the whole packet, including the protocol header. The LRC is calculated by first taking the bitwise exclusive OR of all bytes from the message. If the most significant bit (MSB) of the LRC is set, the LRC is modified by clearing the MSB and changing the state of the next most significant bit. Thus, the packet check byte will never consist of a valid LRC with the most significant bit set.

#### **General Commands Format**

For protocols used by either the host or the UR8HC007, a set of simple commands is implemented. These support the basic communication protocol and handle reset and errors in transmission.

A simple command would have the following structure:

Header (80H)
Command Code
LRC

Simple Command Structure

Following is a summary of the simple commands used by both the Host and the UR8HC007:

#### **Simple Commands Summary**

Command	Protocol	Cmd Code	Description	
Initialize	Simple	20H	Forces the recipient to enter the known default power-on state	
Initialization Complete	Simple	21H	Issued as a hand-shake response only to the "Initialize" command.	
Resend Request	end Request Simple		Issued upon error in the receptior of a package. The recipient will resend the last transmitted packe	



#### REGISTERS

The Juno<sup>™</sup> implements a set of internal registers that can be used to control and monitor the operation of the various functional units of the controller IC. These registers can be accessed through the Read/Write register commands described in the Commands chapter of the Juno<sup>™</sup> Technical Reference Manual. The register architecture of the Juno<sup>™</sup> allows for maximum flexibility and expandability of the controller operation. At the same time, by using the default values for each register, a system can utilize all the basic functionality of the IC controller with minimum host driver intervention.



Figure 1: Registers' Page Organization

**Registers' Page Organization** 



#### POWER MANAGEMENT MODES OF OPERATION

The UR8HC007 has three modes of operation relating to its power consumption.

The "Stop" mode is the lowest power consumption mode. In this mode, the crystal is stopped and the IC consumes only 1  $\mu$ A of leakage current. This is the default mode to which the IC will revert any time an event or a signal condition does not force it to exit this mode.

The "Wait" mode is entered each time it is necessary for a timer to be running in order to perform a system function. Such functions include the LED blinking mode and the use of one of the PWM channels. Typical power consumption in this mode is several hundred  $\mu$ A.

The "Run" mode is entered briefly, only to process an event or while an interrupt-generating signal condition persists. The controller IC will remain in this mode only for as long a signal prohibits it from reentering a lower power consumption mode or for as long as it is necessary to process a host-related transaction (a few milliseconds).

#### POWER MANAGEMENT

The Juno<sup>™</sup> UR8HC007 family of controllers implements two power management methods: system-coordinated power management and Self Power Management<sup>™</sup> (SPM).

System-coordinated power management primarily determines the tasks performed and the type of reports communicated to the host. The Juno<sup>™</sup> monitors the system states through the PWROK (Power OK), \_LID (Lid closed) and \_HSUS (host suspended) lines. In addition to these signal inputs, the UR8HC007 family provides a set of registers, described in the "Registers" chapter of the *Juno<sup>™</sup> Technical Reference Manual*, that can be used by the host to control the PM-related performance of the controller through software. According to the status of these lines (or register settings), the Juno<sup>™</sup> will enable or disable specific tasks and reports suited to the current power and system management state of the host.

Self Power Management<sup>™</sup> describes a method implemented by the Juno<sup>™</sup> controller that, independently of any system intervention, results in the lowest power consumption possible within the given parameters of its operation. Through Self Power Management<sup>™</sup>, the Juno<sup>™</sup> controllers are capable of typically operating at only 1 µA, independent of the state of the system. Self Power Management<sup>™</sup> primarily determines the actual power consumption of the controller IC.

The Juno<sup>™</sup> implements the Semtech-patented Self Power Management<sup>™</sup> method to achieve the minimum power consumption possible, independent of the host power management state.

Even when the host is in the active state, the IC can still operate most of the time at only 1  $\mu$ A, even with external PS/2 devices attached to it.




Figure 2: Juno™ State Diagram



#### ZERO-POWER™ OPERATION OF PS/2 PORTS

The Juno<sup>TM</sup> implements the Semtech-patented "Message loss-less wake-up<sup>TM</sup>" method to operate all three PS/2 ports. This method enables the controller to interface with devices attached to its PS/2 ports while still operating in the "Stop" mode. Typical power consumption of the PS/2 ports is therefore 1  $\mu$ A.

If a PS/2 device reports a data packet, the controller will exit the "Stop" mode for as long as it takes to process the device message and relay the information, if necessary, to the host system. This operation is done transparently to the host, without any message loss or any response delays from the input devices.

This unique technology allows computers to operate at their minimum power consumption state even with PS/2 devices attached. Systems that employ an internal pointing device, such as a touch pad or a force stick, can benefit the most from this feature, since the pointing device will force the controller to exit its "Stop" mode only when there is data to be reported.

#### PS/2 PORTS

The UR8HC007-001 provides three PS/2 ports for the hot-plug connection of external keyboards, external pointing devices, and an internal pointing device.

All of the internal and external devices are active at all times. Data from external and internal devices are merged and seamlessly presented to the system.

#### 5-Volt Tolerant PS/2 ports

The UR8HC007 controller can be powered by a power supply between 3 Volts and 5 Volts (+/- 10%). Even when the controller is powered by a 3-Volt supply, the three PS/2 ports can directly interface with 5-Volt powered devices — without the need of any external level-shifting circuitry. The host can enable or disable all the external PS/2 ports simultaneously, in sync with the 5-Volt power plane that powers them. Alternatively, it can select any PS/2 port selectively, through the "HID enable/disable control" register.

#### **PS/2** Mouse Handling

The Juno<sup>™</sup> provides a port for the connection of an internal PS/2 pointing device. This port supports MouseWheel functionality.

A pointing device connected to a host system's PS/2 port consumes a significant amount of power as it must always be "on." A pointing device connected to one of Juno's<sup>™</sup> PS/2 ports consumes minimal power because the Juno<sup>™</sup> will power down even when the pointing device is connected and active.

11



#### HID MANAGER

The UR8HC007 Human Input Device (HID) Manager is responsible for the configuration and handling of HID devices that are embedded or attached to the controller. The HID Manager has the following responsibilities: 1. Enabling and disabling embedded and attached input devices through the "HID enable/disable control" register 2. Formatting and relaying input device reports to the host 3. Controlling the configuration and operation of both embedded and attached input devices

The HID Manager consists of four functional blocks: the PS/2 Port Manager; the Keyboard Manager; the Pointing Device Manager; and the Direct Port Manager.

The function of each Manager is explained in full in the *Juno™ Technical Reference Manual*.

#### OTHER JUNO<sup>™</sup> SERIES MEMBERS

Other members of the Juno<sup>™</sup> series of companion ICs offers advanced, ergonomic control of an internal pointing device. Enabled pointing devices include touch pads, touch screens or force sticks. If the application requires an internal pointing device, using a pointingenabled Juno<sup>™</sup> will eliminate the need for a dedicated mouse encoder IC.

#### KEYBOARD ENCODING

The UR8HC007-001 will encode an 8-row by 16-column keyboard matrix. OEMs may reprogram the matrix by sending commands to the IC from the system. The Juno<sup>™</sup> supports English, Japanese and European keyboards. In addition, the IC supports both sticky keys and notebook-style keyboards.

The keyboard below, the Fujitsu FKB7654, is the default keyboard for the UR8HC007-001.



Fujitsu FKB7654

#### GENERAL PURPOSE INPUT OUTPUT

The Juno<sup>™</sup> provides many GPIO pins which enable OEMs to differentiate their products easily.

Four GPIO ports provide interrupt at both falling and rising edge of signals. Two of these pins are dedicated for use as a lid indicator and digital power monitor. The other two may be used for a ring indicator, docking signal, soft power button, etc.

Three GPIO pins provide A/D input and are ideal for battery measurement.


Three GPIO pins provide two pulse width modulation (PWM) channels and one D/A channel and may be used for analog control functions such as LCD brightness/contrast or audio volume control.

Four GPIO pins with high drive ability are set aside as LED drivers or I/O.

Eight GPIO pins can be used as system control outputs or inputs, for example, for switches.



### SAMPLE SCHEMATIC FOR THE UR8HC007-001-FQ





## JUNO™ ELECTRICAL CHARACTERISTICS

#### Absolute maximum ratings

Parameter	Symbol	TLOW to THIGH) Value	Unit
Supply Voltage	Vdd	-0.3 to +7.0	V
Input voltage			
All pins except 2-9	VIN	-0.3 to VDD+0.3	V
Pins 2-9			
(PS/2 ports XXXDAT, XXXCLK,			
GIO16/SW16, GIO17/SW17)	VIN	-0.3 to +5.8	V
Output current			
Total peak for all pins	Σloн (Peak)	-80	
	Σlol (Peak)	80	mΑ
Total average for all pins	Σloн (Avg)	-40	
	Σlol (Avg)	40	mΑ
All pins except 31-34			
Peak for each pin	Iон (Peak)	-10	
	lo∟ (Peak)	10	mA
Average for each pin	Iон (Avg)	-5	
	lo∟ (Avg)	5	mΑ
Pins 31-34			
(GIO00/LED0 - GIO03/LED3)			
Peak for each pin	Iон (Peak)	-10	
	lo∟ (Peak)	20	mA
Average for each pin	Iон (Avg)	-5	
	lo∟ (Avg)	15	mA
Temperature range			
Operating Temperature	TLOW to THIGH	-20 to 85	°C
Storage Temperature	Tstg	-40 to 125	°C



#### POWER CONSUMPTION WHILE OPERATING THE PWM CHANNELS

Users should consider the built-in PWM channels for generating slowly changing DC control voltages. Since continuous clocking is necessary for the PWM operations, the only penalty for using the built-in PWM channels is the requirement for the chip to operate at least in the Reduced Power Mode, with typical Current Consumption of 750 µA.

#### NOTES FOR ELECTRICALS

Note1:

Current Consumption values do not include any loading on the Output pins or Analog Reference Current for the built-in A/D or D/A modules.

Note 2:

Since the built-in A/D module consumes current only during short periods of time (when A/D conversion is actually requested), the Analog Reference Current for the built-in A/D module is not a significant contributor to the overall power consumption.

Note 3:

The Analog Reference Current for the built-in D/A module correlates linearly to the Output Voltage. For D/A output of 0V, the Analog Reference Current is null. For D/A outputs approaching Full Scale (AVREF), the maximum Analog Reference Current is indicated in this Table. This current is a significant contributor to the overall power consumption.

#### JUNO™ ELECTRICAL CHARACTERISTICS, (CON'T)

(VSS = 0V, Ambient Temper					
Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vdd	2.7	3.0	5.5	V
nput logic high					
voltage					
All pins except 2-9	VIH	0.8Vdd		Vdd	V
Pins 2-9					
PS/2 ports xxxDAT,					
xxCLK, GIO16/SW16,					
alo17/SW17)	Vih	0.8Vdd		5.5	V
nput logic low					
voltage					
All pins except 28	VIL	0		0.2Vdd	V
in 28 (OSCI)	VIL	0		0.16Vdd	V
nput current					
I = VSS, VDD)	lil / lil	-5.0	0	5.0	μA
put Pull-up Current					
oins 56-58 / IP6-IP8,					
I = VSS)	IPUP	-120		-10	μA
output voltage					
он = -1.0 mA	Voн	VDD-1.0			V
DL = 1.6  mA	Vol			0.4	V
urrent Consumption					
see note 1 below)					
ull Speed Mode					
Fosc=4MHz)	IDD		3.5	7.0	mA
educed Power Mode					
osc=4MHz)	IDD		750		μA
top Mode					
Interrupts active, Fosc=0)				1.0 (TA = 25ºC)	
	ldd		.1	10(TA = 85ºC)	μΑ


Recommended operating conditions, analog section	
--	--


Parameter	Symbol	Min	Тур	Max	Unit
Analog Signal Ground	AVss		0		V
Analog Reference Voltage	AVREF	2.7	Vdd	Vdd	V
A/D Resolution -				10	Bits
A/D Absolute Accuracy				± 4	LSb
A/D Analog Input			_		
Voltage Range	VIA	AVss		AVREF	V
A/D Analog Input Current	lia			5.0	μA
Analog Reference Current					
(see note 2)					
(A/D is active)	<b>AVREF</b>			200	μA
D/A Resolution -				8	Bits
D/A Absolute Accuracy -				2.5	%
D/A Output Impedance	Ro	1	2.5	4.0	KOhms
Analog Reference Current					
(see note 3)					
(D/A is active,					
Output = Full Scale)	<b>AVREF</b>			3.2	mA


Note 1: please see left Note 2: please see left Note 3: please see left





## MECHANICALS FOR THE UR8HC007 LQFP PACKAGE











**Recommended Mount Pad** 

Cumbal	Dimens	ion in Mill	imeters
Symbol	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
С	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
е	-	0.5	_
HD	13.8	14.0	14.2
HE	13.8	14.0	14.2
L	0.3	0.5	0.7
L1	-	1.0	_
У	-	-	0.1
$\theta$	0°	-	10°
b2	_	0.225	_
l2	1.0	_	_
MD	_	12.4	_
ME	_	12.4	-



## BILL OF MATERIALS FOR THE UR8HC007-001-FQ

Quantity	Manufacturer	Part#	Description
1	Generic	C1296-104-X50	.1µF ceramic chip capacitor, Z5U, SMT, 1206
2	Generic	C1206-470-N50	47 pF ceramic chip capacitor, NPO orX7R, SMT, Size:1206
1	Harris	CD74HCT4053M	SMT Triple 2-ch Ana Mult/Dem
3	Generic	R1206-103-TF-5	10K resistor, 5% thick film, SMT, 1206
1	CTS	745-101-R103CT-ND	10K, 8 resistors, bussed, 10 pins, SMT
1	AVX	PBRC-4.00BR	4.00MHz ceramic resonator with caps, SMT
2	ALCO	ADE-03	Switch, 3-position DIP, THD



#### For sales information and product literature, contact:

HID & System Mgmt Division Semtech Corporation 568 Broadway New York, NY 10012

#### hidinfo@semtech.com http://www.semtech.com

212 226 2042 Telephone 212 226 3215 Telefax

Semtech Western Regional Sales 805-498-2111 Telephone 805-498-3804 Telefax

Semtech Central Regional Sales 972-437-0380 Telephone 972-437-0381 Telefax

Semtech Eastern Regional Sales 203-964-1766 Telephone 203-964-1755 Telefax

Semtech Asia-Pacific Sales Office +886-2-2748-3380 Telephone +886-2-2748-3390 Telefax

Semtech Japan Sales Office +81-45-948-5925 Telephone +81-45-948-5930 Telefax

Semtech Korea Sales Sales +82-2-527-4377 Telephone +82-2-527-4376 Telefax

Northern European Sales Office +44 (0)2380-769008 Telephone +44 (0)2380-768612 Telefax

Southern European Sales Office +33 (0)1 69-28-22-00 Telephone +33 (0)1 69-28-12-98 Telefax

Central European Sales Office +49 (0)8161 140 123 Telephone +49 (0)8161 140 124 Telefax

Copyright ©1998-2001 Semtech Corporation. All rights reserved. Juno, Zero-Power, Self Power Management, and Message loss-less wake-up are trademarks of Semtech Corporation. Semtech is a registered trademark of Semtech Corporation. All other trademarks belong to their respective companies.

INTELLECTUAL PROPERTY DISCLAIMER This specification is provided "as is" with no warranties whatsoever including any warranty of merchantability, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. A license is hereby granted to reproduce and distribute this specification for internal use only. No other license, expressed or implied to any other intellectual property rights is granted or intended hereby. Authors of this specification disclaim any liability, including liability for infringement of proprietary rights, relating to the implementation of information in this specification. Authors of this specification also do not warrant or represent that such implementation(s) will not infringe such rights.