MEMORY смоs 4 M × 4 BITS FAST PAGE MODE DYNAMIC RAM

MB8117400B-50/-60

CMOS 4,194,304 × 4 BITS Fast Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8117400B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8117400B features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8117400B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117400B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB8117400B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117400B are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Pa	rameter	MB8117400B-50	MB8117400B-60	
RAS Access Ti	me	50 ns max.	60 ns max.	
Randam Cycle	Time	90 ns min.	110 ns min.	
Address Acces	s Time	25 ns min.	30 ns max.	
CAS Access Ti	me	15 ns max.	15 ns max.	
Fast Page Mod	le Cycle Time	35 ns min.	40 ns min.	
Low Power Operating Current		660 mW max.	550 mW max.	
Dissipation	Standby Current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)		


- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32 ms
- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) TSOP (II) with normal bend leads, order as MB8117400B-xxPFTN
- 26-pin plastic (300 mil) SOJ, order as MB8117400B-x×PJ



■ PIN ASSIGNMENTS AND DESCRIPTIONS

26-Pin TS	SOP (II)	26-Pi	n SOJ
(TOP VI		(TOP)	
<normal bend:="" fl<="" th=""><td>P1-26P-M05></td><td><lcc-26< td=""><td>6P-M09></td></lcc-26<></td></normal>	P1-26P-M05>	<lcc-26< td=""><td>6P-M09></td></lcc-26<>	6P-M09>
	26 🎞 Vss		26 Vss
DQ1 III 2 DQ2 III 3	dex 25 田 DQ₄ 24 田 DQ₃		25] DQ₄ 24] DQ₃
WE 🗖 4	23 🎞 CAS	5 WE C 4	23 🛛 CAS
RAS 🗖 5 N.C. 🗖 6	22 田 OE 21 🖽 A9	RAS E 5 N.C. E 6	22 □ OE 21 □ A ₉
			21 2 7 3
A10 🞞 8	19 🎞 A8	A10 E 8	19 🗖 A8
Ao 🗖 9	18 🎞 A7	Ao C 9	18 🗖 A7
A1 III 10 A2 III 11	17 🞞 A₀ 16 🎞 A₅	A₁ ⊑ 10 A₂ ⊑ 11	17 □ A₀ 16 □ A₅
A3 🎞 12	15 🎞 A4	A3 🗖 12	15 🗖 A4
Vcc 👖 13 (Marking	side) 14 🗖 Vss	Vcc [13	14 🛛 Vss
	Designator	Function	7
	DQ1 to DQ4	Data Input/ Output	1
	WE	Write enable	
	RAS	Row address strobe	
	A ₀ to A ₁₀	Address inputs	
	Vcc	+5 volt power supply	
		Output enable	
	ŌĒ		_
	OE CAS	Column address strobe	
	ŌĒ		

Operation Mode	Clock Input				Addre	ss Input	Input	Data	Refresh	Note
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Reliesh	Note
Standby	Н	Н	Х	Х				High-Z		
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes *	$t_{RCS} \ge t_{RCS}$ (min)
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	Yes *	twcs≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х	_	_	_	High-Z	Yes	tcsr≥tcsr (min)
Hidden Refresh Cycle	H→L	L	H→X	L		_		Valid	Yes	Previous data is kept.

■ FUNCTIONAL TRUTH TABLE

X : "H" or "L"

* : It is impossible in Fast Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A₀ to A₁₀) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, eleven row address bits are input on pins A₀-through-A₁₀ and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after train (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways–an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁ to DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fan out of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- trac: from the falling edge of \overline{RAS} when trcd (max) is satisfied.
- tcac: from the falling edge of \overline{CAS} when trcd is greater than trcd (max).
- taa : from column address input when trad is greater than trad (max).
- to EA: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of $1,024 \times 4$ -bits can be accessed and, when multiple MB 8117400Bs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	–0.5 to +7	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	_	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	*1	Vcc	4.5	5.0	5.5	V	
		Vss	0	0	0	v	0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.4	_	6.5	V	0 0 10 +70 0
Input Low Voltage, All Inputs/Outputs*	*1	VIL	-0.3	_	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10	CIN1	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2		5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ		7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter Not	Notes		Symbol	Conditions		Value		Unit
			Symbol			Тур.	Max.	Unit
Output High Voltage			Vон	Iон = -5 mA	2.4			V
Output Low Voltage			Vol	lo∟ = 4.2 mA	_		0.4	v
Input Leakage Current (Any Input)		lı(L)	$\begin{array}{l} 0V \leq V_{\text{IN}} \leq V_{\text{CC}};\\ 4.5V \leq V_{\text{CC}} \leq 5.5V;\\ V_{\text{SS}} = 0V; \text{All other pins}\\ \text{under test} = 0V \end{array}$	-10	_	10	μΑ	
Output Leakage Current			IO(L)	0 V ≤ Vouт ≤ Vcc; Data out disabled	-10	_	10	-
Operating Current			_	RAS & CAS cycling;			120	_
(Average Power Supply Current)	*2	MB8117400B-60		$t_{RC} = min$	—		100	mA
Standby Current		TTL level	_	$\overline{RAS} = \overline{CAS} = V_{H}$			2.0	_
(Power Supply Current)	*2	CMOS level	Icc2	$\overline{\text{RAS}} = \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2 \text{ V}$	—		1.0	mA
Refresh Current #1		MB8117400B-50	_	CAS = V⊮, RAS cycling;			120	
(Average Power Supply Current)	*2	MB8117400B-60	Іссз	$t_{RC} = min$	_		100	mA
Fast Page Mode	*2	MB8117400B-50	- Icc4	RAS =V⊾, CAS cycling;			80	mA
Current	2	MB8117400B-60	ICC4	t _{PC} = min	_		70	
Refresh Current #2	* 0	MB8117400B-50		RAS cycling;			120	
(Average Power Supply Current)	*2	MB8117400B-60	Icc5	CAS-before-RAS; trc = min	_		100	mA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ne	Poromotor Noto-	Symbol	MB8117	7400B-50	MB8117	7400B-60	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	
1	Time Between Refresh	t REF	_	32	—	32	ms
2	Random Read/Write Cycle Time	trc	90		110		ns
3	Read-Modify-Write Cycle Time	trwc	126		150		ns
4	Access Time from RAS *6,9	t RAC	_	50	_	60	ns
5	Access Time from CAS *7,9	tcac	—	15	_	15	ns
6	Column Address Access Time *8,9	t _{AA}	_	25	_	30	ns
7	Output Hold Time	tон	3	_	3		ns
8	Output Buffer Turn On Delay Time	ton	0	_	0		ns
9	Output Buffer Turn Off Delay *10	toff	_	13	_	15	ns
10	Transition Time	t⊤	3	50	3	50	ns
11	RAS Precharge Time	t RP	30	_	40		ns
12	RAS Pulse Width	t RAS	50	100000	60	100000	ns
13	RAS Hold Time	t RSH	15		15		ns
14	CAS to RAS Precharge Time	t CRP	5	_	5		ns
15	RAS to CAS Delay Time *11,12	t RCD	17	35	20	45	ns
16	CAS Pulse Width	tcas	15	_	15		ns
17	CAS Hold Time	tсsн	50		60		ns
18	CAS Precharge Time (Normal) *19	t CPN	7	_	10		ns
19	Row Address Set Up Time	tasr	0		0		ns
20	Row Address Hold Time	t RAH	7	_	10		ns
21	Column Address Set Up Time	tasc	0	_	0		ns
22	Column Address Hold Time	t сан	7	_	10		ns
23	Column Address Hold Time from RAS	tar	24		30		ns
24	RAS to Column Address Delay *13	trad	12	25	15	30	ns
25	Column Address to RAS Lead Time	trel	25	_	30		ns
26	Column Address to CAS Lead Time	t CAL	25	_	30		ns
27	Read Command Set Up Time	trcs	0	_	0		ns
28	Read Command Hold Time *14	trrн	0	_	0	_	ns
29	Read Command Hold Time *14	tксн	0	_	0	_	ns

(Continued)

NI -	Demonster	0	MB8117	7400B-50	MB8117	400B-60	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	– Unit
30	Write Command Set Up Time *15	twcs	0		0	_	ns
31	Write Command Hold Time	twcн	7		10	_	ns
32	Write Hold Time from RAS	twcr	24		30		ns
33	WE Pulse Width	twp	7	_	10	_	ns
34	Write Command to RAS Lead Time	trwl	13	_	15		ns
35	Write Command to CAS Lead Time	tcwL	15	_	15	_	ns
36	DIN Set Up Time	tos	0	_	0	_	ns
37	DIN Hold Time	tон	7	_	10		ns
38	Data Hold Time from RAS	t dhr	24	_	30	_	ns
39	RAS to WE Delay Time*20	trwd	68	_	80	_	ns
40	CAS to WE Delay Time *20	tcwp	33	_	35	_	ns
41	Column Address to WE Delay *20	tawd	43	_	50	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	5	_	5		ns
43	\overline{CAS} Set Up Time for \overline{CAS} -before- \overline{RAS} Refresh	t CSR	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	t CHR	10	_	10	_	ns
45	WE Set Up Time from RAS	twsr	0	_	0	_	ns
46	WE Hold Time from RAS	t whr	10		10	_	ns
47	Access Time from OE *9	t OEA	_	15	_	15	ns
48	Output Buffer Turn Off Delay *10	toez		13		15	ns
49	OE to RAS Lead Time for Valid Data	t OEL	5	_	5	_	ns
50	OE Hold Time Referenced to *16	tоен	5	_	5	_	ns
51	OE to Data in Delay Time	toed	13		15	_	ns
52	CAS to Data in Delay Time	tcdd	13		15		ns
53	DIN to CAS Delay Time *17	tozc	0	_	0	_	ns
54	DIN to OE Delay Time *17	tdzo	0		0	_	ns
55	Fast Page Mode RAS Pulse Width	t rasp		100000		100000	ns
60	Fast Page Mode Read/Write Cycle Time	t ₽C	35	_	40	_	ns


(Continued)


(Continued)


No.	Parameter Notes	Symbol	MB8117	400B-50	MB8117400B-60		Unit
	Faranieler Noles	Symbol	Min.	Max.	Min.	Max.	
61	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	73	_	80	_	ns
62	Access Time from CAS *9,18 Precharge	t CPA	_	30	_	35	ns
63	Fast Page Mode CAS Precharge Time	t _{CP}	7		10		ns
64	Fast Page Mode \overline{RAS} Hold Time fromCAS Precharge	tкнср	30	_	35	_	ns
65	Fast Page Mode \overline{CAS} Precharge to \overline{WE} Delay Time	t CPWD	48		55		ns


Notes: *1. Referenced to Vss.


- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3V$. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3V$.
- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. V_I (min) and V_I (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_I (min) and V_I (max).
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If trcd \geq trcd (max), trad \geq trad (max), and tasc \geq taa tcac tt, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. toFF and toEZ is specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min) = trah (min)+ 2 tr + tasc (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- *20. twcs, tcwp, trwp and tawp are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwp > tcwp (min), trwp > trwp (min), and tawp > tawp (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin , and write operation can be executed by satisfying trww, tcwk, and trans transforms.























of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the fast page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low (toed + tos).







Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



before-RAS refresh operation.







The \overline{CAS} -before- \overline{RAS} Counter Test procedure is as follows ;


- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

							-
N	Parameter	Symbol	MB8117400B-50		MB8117	Unit	
No.		Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC		45	_	50	ns
91	Column Address Hold Time	tгсан	35	_	35	_	ns
92	CAS to WE Delay Time	trcwd	63	_	70	_	ns
93	CAS Pulse Width	t FCAS	45		50		ns
94	RAS Hold Time	t FRSH	45	_	50	_	ns


(At recommended operating conditions unless otherwise noted.)

Note: Assumes that \overline{CAS} -before- \overline{RAS} refresh counter test cycle only.

■ PACKAGE DIMENSIONS



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED **Corporate Global Business Support Division Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.