MEMORY CMOS 4M × 4 BIT FAST PAGE MODE DYNAMIC RAM

MB8116400A-50/-60/-70

CMOS 4,194,304 \times 4 BIT Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8116400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8116400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8116400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116400A are not critical and all inputs are TTL compatible.

■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current		50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ PRODUCT LINE & FEATURES

Parame	eter	MB8116400A-50	MB8116400A-60	MB8116400A-70		
RAS Access Time		50 ns max.	60 ns max.	70 ns max.		
Random Cycle Time		90 ns min.	90 ns min. 110 ns min.			
Address Access Time		25 ns max.	25 ns max. 30 ns max.			
CAS Access Time		13 ns max.	15 ns max.	17 ns max.		
Fast Page Mode Cycle Time		35 ns min.	40 ns min.	45 ns min.		
Low Power	Operating current	495 mW max. 412.5 mW max.		357.5 mW max.		
Dissipation	Standby current	11 mW max. (1	. (CMOS level)			

- 4,194,304 words \times 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6 ms


- Early write or \overline{OE} controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil.) SOJ,order as MB8116400A-xxPJ
- 26-pin plastic (300 mil.) TSOP-II with normal bend leads,order as MB8116400A-xxPFTN




■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toA11	CIN1		5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2		5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ		7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ1 to DQ4	Data Input/Output
WE	Write Enable.
RAS	Row address strobe.
A ₀ to A ₁₁	Address inputs.
Vcc	+5 volt power supply.
ŌĒ	Output enable.
CAS	Column address strobe.
Vss	Circuit ground.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	1	Vcc	4.5	5.0	5.5	V	
		Vss	0	0	0	v	
Input High Voltage, all inputs	1	Vін	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs/outputs*	1	VIL	-0.3		0.8	V	

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A₀ to A₁₁) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, twelve row address bits are input on pins A₀-through-A₁₁ and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways–an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS when tRCD (max.) is satisfied.
- tcac : from the falling edge of \overline{CAS} when tred is greater than tred (max.).
- tAA : from column address input when tRAD is greater than tRAD (max.).
- toeA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 8116400As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3 Values Parameter Symbol Conditions Unit Notes Min. Тур. Max. Output high voltage Iон = -5.0 mA 2.4 Vон ____ ____ V Output low voltage Vol IoL = 4.2 mA 0.4 ____ $0 V \le V_{IN} \le 5.5 V;$ $4.5 V \le V_{CC} \le 5.5 V;$ Input leakage current (any input) II(L) -10 10 $V_{ss} = 0 V$; All other pins μΑ under test = 0 V $0 V \le V_{OUT} \le 5.5 V;$ Output leakage current -10 O(L) 10 Data out disabled MB8116400A-50 90 Operating current RAS & CAS cycling; (Average power MB8116400A-60 75 ICC1 mΑ $t_{RC} = min.$ supply current) 2 MB8116400A-70 65 $\overline{RAS} = \overline{CAS} = V_{H}$ Standby current TTL level 2.0 (Power supply mΑ ICC2 $\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2$ CMOS level 1.0 current) MB8116400A-50 90 Refresh current#1 $\overline{CAS} = V_{IH}, \overline{RAS}$ cycling; (Average power MB8116400A-60 Іссз 75 mΑ $t_{RC} = min.$ supply current) 2 MB8116400A-70 65 MB8116400A-50 90 Fast page mode $\overline{RAS} = V_{IL}, \overline{CAS}$ cycling; MB8116400A-60 ICC4 75 mΑ current $t_{RC} = min.$ 2 MB8116400A-70 65 MB8116400A-50 90 Refresh current#2 RAS cycling; CAS-before-RAS; (Average power 75 MB8116400A-60 ICC5 mΑ $t_{RC} = min.$ supply current) 2 MB8116400A-70 65

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5 MB8116400A-MB8116400A-MB8116400A-Sym-50 60 70 No. Parameter Notes Unit боl Min. Max. Min. Max. Min. Max. Time Between Refresh 1 65.6 65.6 65.6 ____ **t**REF ms 2 Random Read/Write Cycle Time 90 ___ 110 ____ 130 _ **t**RC ns Read-Modify-Write Cycle Time 3 trwc 126 150 174 ns Access Time from RAS 4 6, 9 ____ 50 _ 60 ___ 70 ns **t**RAC 5 Access Time from CAS 17 13 15 7, 9 tcac ns Column Address Access Time 8, 9 6 25 30 35 **t**AA ns ____ ____ ____ **Output Hold Time** 7 3 3 3 tон ____ ns Output Buffer Turn On Delay Time 8 ton 0 0 0 ns ____ ____ Output Buffer Turn off Delay 9 10 13 15 17 toff ns Time 10 Transition Time 3 50 3 50 3 50 t⊤ ns **RAS** Precharge Time 30 40 50 11 ____ **t**RP ns RAS Pulse Width 50 60 70 12 tRAS 100000 100000 100000 ns RAS Hold Time ___ 17 ____ 13 13 ____ 15 **t**RSH ns 14 CAS to RAS Precharge Time 0 **t**CRP 0 0 ns ____ 15 RAS to CAS Delay Time 11, 12 20 20 45 20 53 tRCD 37 ns 16 CAS Pulse Width 13 15 17 tcas ____ ____ ____ ns CAS Hold Time 17 50 60 70 tcsH ____ _ ns CAS Precharge Time (Normal) 18 10 10 10 19 **t**CPN ____ ns 19 Row Address Set Up Time 0 0 0 **t**ASR ns 20 Row Address Hold Time 10 10 10 **t**RAH ns ____ ____ ____ 21 Column Address Set Up Time 0 0 0 tasc ns _ 22 Column Address Hold Time 13 15 15 **t**CAH ns ____ ____ ____ Column Address Hold Time from RAS 23 35 35 35 **t**AR ns RAS to Column Address Delay 13 24 15 25 15 30 15 35 tRAD ns Time Column Address to RAS Lead Time 25 30 35 25 **t**RAL ns Column Address to CAS Lead Time 26 25 30 35 **t**CAL ns 27 Read Command and Set Up Time 0 0 0 trcs ns Read Command Hold Time 0 0 0 28 14 trrh ns Referenced to RAS Read Command Hold Time 29 0 14 **t**RCH 0 0 ns Referenced to CAS Write Command Set Up Time 0 0 30 15 twcs 0 ns ____ ____ ____ Write Command Hold Time 15 15 15 31 **t**wcн ns Write Hold Time from RAS 32 35 35 35 ____ twcr ____ ____ ns

■ AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

No.	Parameter Notes	Sym-	MB8116400A- 50		MB8116400A- 60		MB8116400A- 70		Unit
		bol	Min.	Max.	Min.	Max.	Min.	Max.	
33	WE Pulse Width	twp	15	—	15	—	15	—	ns
34	Write Command to RAS Lead Time	trwL	13	—	15	_	17	_	ns
35	Write Command to CAS Lead Time	tcwL	13	—	15	—	17	_	ns
36	DIN Set Up Time	tos	0	—	0	—	0	_	ns
37	DIN Hold Time	tон	15	_	15	—	15	_	ns
38	Data Hold Time from RAS	t DHR	35	—	35		35	_	ns
39	RAS to WE Delay Time 20	t rwd	68	_	80	—	92	—	ns
40	CAS to WE Delay Time 20	tcwp	31	_	35		39	_	ns
41	Column Address to WE Delay Time 20	tawd	43	_	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh	t csr	0	_	0		0		ns
44	CAS Hold Time for CAS-before- RAS Refresh	t CHR	10	_	10	_	12	_	ns
45	WE SetUp Time from RAS	twsr	0	—	0	_	0	—	ns
46	WE Hold Time from RAS	t whr	10	—	10		10	—	ns
47	Access Time from OE 9	t OEA	_	13	—	15		17	ns
48	Output Buffer Turn Off Delay form OE 10	toez	_	13	_	15		17	ns
49	OE to RAS Lead Time for Valid Data	toel	5	—	5		7	—	ns
50	OE Hold Time Referenced to WE 16	tоен	5	_	5	_	5	_	ns
51	OE to Data in Delay Time	toed	13	—	15	_	17	_	ns
52	CAS to Data in Delay Time	tcdd	_	13	—	15	_	17	ns
53	DIN to CAS Delay Time 17	tozc	0	_	0	—	0	_	ns
54	DIN to OE Delay Time 17	tdzo	0	_	0		0	_	ns
55	Fast Page Mode RAS Pulse width	t RASP	_	100000		100000		100000	ns
60	Fast Page Mode Read/Write Cycle Time	t _{PC}	35	_	40		45	_	ns
61	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	71	_	80	_	89	_	ns
62	Access Time from CAS Precharge 9, 18	tсра	_	30	_	35		40	ns
63	Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	10		ns
64	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	30	_	35	_	40	_	ns
65	Fast Page Mode CAS Precharge to WE Delay Time	t CPWD	48	_	55	_	62	_	ns

Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3V_{LC1}$, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3V_{LC1}$.
- An initial pause (RAS=CAS=VIH) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- Assumes that tRCD ≤ tRCD (max.), tRAD ≤ tRAD (max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcd \ge trcd$ (max.), $trad \ge trad$ (max.), and $tasc \ge taa-tcac-tt$, access time is tcac.
- 8. If $t_{RAD} \ge t_{RAD}$ (max.) and $t_{ASC} \le t_{AA}-t_{CAC}-t_T$, access time is t_{AA} .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF and toEZ is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 12. trcd (min.) = trah (min.)+ 2tr + tasc (min.).
- 13. Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point only; if tRAD is greater than the specified tRAD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min.).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- 20. twcs, tcwD, t,RWD and tAWD are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min.), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwD > t cwD (min.), tRWD > t RWD (min.), and tAWD > t AWD (min.), the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be executed by satisfying tRWL, tcwL, and tRAL specifications.




■ FUNCTIONAL TRUTH TABLE


	Clock Input			Address		Input Data				
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Col- umn	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	н	L	Valid	Valid		Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	н	х	х	Valid	_		High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	н	х	_		_	High-Z	Yes	tcsr ≥ tcsr (min.)
Hidden Refresh Cycle	H→L	L	H→X	L	_	_	_	Valid	Yes	Previous data is kept.


X : "H" or "L"


* : It is impossible in Fast Page Mode.




However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.













during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, which ever one is the latest in occurring.










18




RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.











No.	Parameter	Symbol	Symbol MB8116400A-50			400A-60	MB8116	Unit	
NO.		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit
90	Access Time from \overline{CAS}	t FCAC	—	45	-	50	_	55	ns
91	Column Address Hold Time	tfcah	35		35		35		ns
92	\overline{CAS} to \overline{WE} Delay Time	t FCWD	63		70		77		ns
93	CAS Pulse width	t FCAS	45		50		55		ns
94	RAS Hold Time	t FRSH	45	_	50		55	_	ns

Note. Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS

(Suffix: -PJ)





■ PACKAGE DIMENSIONS (Continued)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED **Corporate Global Business Support Division Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.