

T-46-23-15

HYUNDAI SEMICONDUCTOR **HY531000**
1M×1-Bit CMOS DRAM

M171202B-JAN92

DESCRIPTION

The HY531000 is a high speed, low power 1,048,576×1 bit CMOS dynamic random access memory. Fabricated with the HYUNDAI CMOS process, the HY531000 offers a fast page mode for high bandwidth operation, fast usable speed, CMOS standby current, and inherently high CMOS reliability.

All inputs and output are TTL compatible. Fast page mode operation allows random or sequential access of up to 1,024 bits within a row with cycle times as fast as 40ns.

The HY531000 design is optimized for cache based mainframe and minicomputers, graphics, digital signal processing, and high performance microprocessor systems.


FEATURES

- Low power dissipation
 - Operating Current, 100ns : 55mA(max.)
 - TTL Standby Current : 2mA(max.)
 - CMOS Standby Current : 1mA(max.)
- Read-Modify-Write Capability
- RAS-only, Hidden, CAS-before-RAS Refresh Capability
- Common I/O capability
- Fast Page mode operation for a sustained data rate up to 25 MHz
- 512 refresh cycles/8 ms
- High reliability 300 mil 18 pin P-DIP and 20/26 pin SOJ
- Fast access time and cycle time (ns)


3

	HY531000-60	HY531000-70	HY531000-80	HY531000-100
Max RAS Access Time, t _{RAC}	60	70	80	100
Max CAS Access Time, t _{CAC}	20	20	20	25
Min Fast Page Mode Cycle Time, t _{PC}	40	40	45	55
Min Cycle Time, t _{RC}	120	130	150	180

BLOCK DIAGRAM



PIN CONNECTIONS



PIN NAMES

RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
A ₀ -A ₉	ADDRESS INPUT
D _{IN}	DATA INPUT
D _{OUT}	DATA OUTPUT
V _{DD}	POWER(+5V)
V _{SS}	GROUND

HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{TERM}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{DD}	Voltage on V _{DD} Relative to V _{SS}	-1.0 to 7.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _T	Power Dissipation	0.6	W

NOTE: Stress above those listed under "Absolute Maximum Rating" might cause permanent damage to the device.

DC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HY531000		UNIT	NOTE
				MIN.	MAX.		
I _{LI}	Input Leakage Current(any input pin)	V _{SS} ≤ V _{IN} ≤ V _{DD}			10	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤ D _{OUT} ≤ V _{DD} R _{AS} , C _{AS} at V _{IH}			10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	t _{RC} =t _{RC} (min.)	-60	-	85	mA	1, 2
			-70	-	75		
			-80	-	65		
			-10	-	55		
I _{DD2}	V _{DD} Supply Current, TTL Standby	R _{AS} , C _{AS} at V _{IH} other inputs ≥ V _{SS}			2	mA	
I _{DD3}	V _{DD} Supply Current, R _{AS} -only Refresh	t _{RC} =t _{RC} (min.)	-60	-	85	mA	2
			-70	-	75		
			-80	-	65		
			-10	-	55		
I _{DD4}	V _{DD} Supply Current, Fast page mode	Minimum Cycle	-60	-	65	mA	1, 2
			-70	-	55		
			-80	-	45		
			-10	-	35		
I _{DD5}	V _{DD} Supply Current, CMOS Standby	R _{AS} ≥ V _{DD} -0.2V, C _{AS} =V _{IH} , other inputs ≥ V _{SS}			1	mA	
I _{DD6}	V _{DD} Supply Current, C _{AS} -Before-R _{AS} Refresh	t _{RC} =t _{RC} (min.)	-60	-	85	mA	2
			-70	-	75		
			-80	-	65		
			-10	-	55		
V _{IL}	Input Low Voltage(all inputs)			-1	0.8	V	
V _{IH}	Input High Voltage(all inputs)			2.4	V _{DD} +1	V	
V _{OL}	Output Low Voltage	I _{OL} =4.2mA			0.4	V	
V _{OH}	Output High Voltage	I _{OH} =-5mA		2.4	-	V	

NOTES:

1. I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD}(max.) is measured with output open.2. I_{DD} is dependent upon the number of address transitions. Specified I_{DD}(max.) is measured with a maximum of two transitions per address cycle in Fast page mode.

HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

AC CHARACTERISTICS

(T_A=0 °C to 70 °C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY531000								UNIT	NOTE
			60		70		80		100			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RAS}	RAS Pulse Width	60	10K	70	10K	80	10K	100	10K	ns	
2	t _{RC}	Random Read or Write Cycle Time	120	—	130	—	150	—	180	—	ns	
3	t _{RP}	RAS Precharge Time	50	—	50	—	60	—	70	—	ns	
4	t _{ASR}	Row Address Set-up Time	0	—	0	—	0	—	0	—	ns	
5	t _{RAH}	Row Address Hold Time	10	—	10	—	10	—	15	—	ns	
6	t _{RAL}	Column Address to RAS Lead Time	30	—	35	—	40	—	50	—	ns	
7	t _{RAD}	RAS to Column Address Delay Time	15	30	15	35	15	40	20	50	ns	1
8	t _{ASC}	Column Address Set-up Time	0	—	0	—	0	—	0	—	ns	
9	t _{CAH}	Column Address Hold Time	15	—	15	—	15	—	20	—	ns	
10	t _{RCD}	RAS to CAS Delay	20	40	20	50	20	60	25	75	ns	2
11	t _{RAC}	Access Time From RAS	—	60	—	70	—	80	—	100	ns	3,4,5
12	t _{AA}	Access Time From Column Address	—	30	—	35	—	40	—	50	ns	5,7
13	t _{CAC}	Access Time From CAS	—	20	—	20	—	20	—	25	ns	5,6
14	t _{CAS}	CAS Pulse Width	20	10K	20	10K	20	10K	25	10K	ns	
15	t _{RSH}	RAS Hold Time	20	—	20	—	20	—	25	—	ns	
16	t _{RCS}	Read Command Set-up Time	0	—	0	—	0	—	0	—	ns	
17	t _{RCH}	Read Command Hold Time Referenced to CAS	0	—	0	—	0	—	0	—	ns	8
18	t _{RRH}	Read Command Hold Time Referenced to RAS	0	—	0	—	0	—	0	—	ns	8
19	t _{CRP}	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	ns	
20	t _{OFF}	Output Buffer Turn Off Delay	0	20	0	20	0	20	0	20	ns	9
21	t _{OH}	Output Data Hold Time From CAS	0	—	0	—	0	—	0	—	ns	9
22	t _{WP}	Write Pulse Width	15	—	15	—	15	—	20	—	ns	
23	t _{CP}	CAS Precharge Time	10	—	10	—	10	—	10	—	ns	
24	t _{AR}	Column Address Hold Time From RAS	50	—	55	—	60	—	75	—	ns	
25	t _{WCR}	Write Command Hold Time From RAS	50	—	55	—	60	—	75	—	ns	
26	t _{WCS}	Write Command Set-up Time	0	—	0	—	0	—	0	—	ns	10
27	t _{WCH}	Write Command Hold Time	15	—	15	—	15	—	20	—	ns	
28	t _{DS}	Data-In Set-up Time	0	—	0	—	0	—	0	—	ns	11
29	t _{DH}	Data-In Hold Time	15	—	15	—	15	—	20	—	ns	11
30	t _{DHR}	Data-In Hold Time Reference to RAS	50	—	55	—	60	—	75	—	ns	
31	t _{RWC}	RMW Cycle Time	145	—	155	—	175	—	210	—	ns	
32	t _{RWD}	RAS to WE Delay in RMW Cycle	60	—	70	—	80	—	100	—	ns	10
33	t _{CWD}	CAS to WE Delay	20	—	20	—	20	—	25	—	ns	10
34	t _{AWD}	Column Address to WE Delay	30	—	35	—	40	—	50	—	ns	10
35	t _{CPA}	Access Time From CAS precharge	—	35	—	35	—	40	—	50	ns	5,12

HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

#	SYMBOL	PARAMETER	HY531000								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t _{PC}	Fast page mode Read or Write Cycle time	40	—	40	—	45	—	55	—	ns	
37	t _{PCM}	Fast page mode Read-Modify-Write Cycle	65	—	65	—	70	—	85	—	ns	
38	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20	—	20	—	20	—	25	—	ns	
39	t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	20	—	20	—	20	—	25	—	ns	
40	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	0	—	0	—	0	—	ns	
41	t _{CSR}	$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	5	—	5	—	5	—	5	—	ns	
42	t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	15	—	15	—	15	—	20	—	ns	
43	t _{CSH}	$\overline{\text{CAS}}$ Hold Time	60	—	70	—	80	—	100	—	ns	
44	t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	3	50	ns	13,14
45	t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-Z	0	—	0	—	0	—	0	—	ns	5
46	t _{REF}	Refresh Interval (512 Cycle)	—	8	—	8	—	8	—	8	ms	15
47	t _{RASP}	$\overline{\text{RAS}}$ Pulse Width Fast Page Mode	60	100K	70	100K	80	100K	100	100K	ns	
48	t _{CPT}	$\overline{\text{CAS}}$ Precharge Time (CBR Counter Test Cycle)	40	—	40	—	40	—	50	—	ns	

NOTES :

- Operation within the t_{RAD}(max.) limit insures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a referenced point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then the access time is controlled by t_{AA}.
- Operation within the t_{RCD}(max.) limit insures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a referenced point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then the access time is controlled by t_{CAC}.
- Assume t_{RAD} ≤ t_{RAD}(max.). If t_{RAD} is greater than t_{RAD}(max.) then t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD}(max.).
- Assume t_{RCD} ≤ t_{RCD}(max.). If t_{RCD} is greater than t_{RCD}(max.) then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD}(max.).
- Measured with a load equivalent to two TTL loads and 100 pF.
- Assumes that t_{RCD} ≥ t_{RCD}(max.), t_{RAD} ≤ t_{RAD}(max.)
- Assumes that t_{RCD} ≤ t_{RCD}(max.) and t_{RAD} ≥ t_{RAD}(max.)
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{OFF} and t_{OH} define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only : If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle ; if t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ t_{CWD}(min) and t_{AWD} ≥ t_{AWD}(min), the cycle is a read/write and the data output will contain data from the selected cell ; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$
- Access time is determined by the longer of t_{AA}, t_{CAC}, or t_{CPA}.
- t_T is measured between V_{IH}(min.) and V_{IL}(max.).
- AC measurements assume t_T=5ns.
- An initial pause of 200µs is required after power-up and followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -only refresh). 8 initialization cycles are required after extended period of bias without clocks.

CAPACITANCE

(T_A=25 °C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN1}	Address, Data In	—	5	pF
C _{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	—	7	pF
C _{OUT}	Data Out	—	7	pF

NOTE : Capacitance is measured at worst case of voltage levels with a programmable capacitance meter.


T-46-23-15

TIMING DIAGRAM

READ CYCLE



EARLY WRITE CYCLE




3

HY531000 1,048,576×1-Bit CMOS DRAM

READ-MODIFY-WRITE CYCLE


T-46-23-15



HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15


CAS-BEFORE-RAS REFRESH CYCLE



Note: \overline{WE} , A_0-A_9 = Don't care

3


HIDDEN REFRESH CYCLE (READ)




HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



3

HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

FUNCTIONAL DESCRIPTION

The HY531000 is a CMOS dynamic RAM optimized for high data bandwidth and low power applications. The functionality is similar to a traditional dynamic RAM. The HY531000 reads and writes data by multiplexing 20 bit address into 10 bit row and 10 bit column address. The row address is latched by Row Address Strobe ($\overline{\text{RAS}}$). The column address, however, flows through the internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address, the delay time between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ can be long without affecting the access time.

MEMORY CYCLE

The memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum t_{RAS} timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle can not be initiated until the minimum precharge time $t_{\text{RP/TCP}}$ has elapsed.

READ CYCLE

A read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal high during a $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ operation. The column address must be held for a minimum time specified by t_{AR} . Data output becomes valid only when t_{RAC} , t_{CAC} , and t_{AA} are all satisfied. Consequently, the access time is dependent upon the timing relationship among the t_{RAC} , t_{CAC} and t_{AA} . For example, the access time is limited by t_{AA} when t_{RAC} and t_{CAC} are both satisfied.

WRITE CYCLE

A write cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The write can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending upon the latter of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ low transition. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In a $\overline{\text{CAS}}$ controlled write

cycle (the leading edge of $\overline{\text{WE}}$ occurs prior to or coincident with the $\overline{\text{CAS}}$ low transition) the output (D_{OUT}) pin will be in the high impedance state at the beginning of the write function.

Terminating the write action with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ going high will maintain the data output (D_{OUT}) in the high impedance state.

REFRESH CYCLE

To retain data, 512 $\overline{\text{RAS}}$ refresh cycles are required in an 8 ms period. The refresh operation can be performed two ways :

1. Clocking each of 512 row address (A_0 through A_9) with $\overline{\text{RAS}}$ at least every 8 ms period. Any combination of $\overline{\text{RAS}}$ cycle such as read, write, read-modify-write, or $\overline{\text{RAS}}$ -only refresh cycle will perform a refresh on the selected row.
2. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle : If $\overline{\text{CAS}}$ go low prior to $\overline{\text{RAS}}$ go low, the chip enters a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. In $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle the HY531000 will use an internal nine-bit counter output as the source of the row address and will ignore the external address input.

This $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode is a refresh only mode and no data access is allowed. Also, The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle does not cause device selection and the state of the data output pin will remain in a high impedance state.

In order to guarantee the reliable operation of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh mode, a internal counter test mode is provided. The user can use the counter test mode to write in a data pattern consecutively (512 write cycles) and then verify the data which has been written by 512 consecutive read cycles.

The HY531000 offers a CMOS standby mode that is entered by causing the $\overline{\text{RAS}}$ clock to swing between a valid V_{IL} and an "extra high" V_{IH} within 0.2V of V_{DD} . While the $\overline{\text{RAS}}$ clock is at the "extra high" level, the HY531000 power consumption is reduced to the low I_{DD5} level. Overall I_{DD} consumption when operating

HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

in this mode can be calculated as follows :

$$I = \frac{(t_{RC}) \times (I_{active}) + (t_{RX} - t_{RC}) \times (I_{DD5})}{t_{RX}}$$

Where t_{RC} = Refresh Cycle Time
 t_{RX} = Refresh Interval/512

FAST PAGE MODE OPERATION

Fast page mode operation permits all 1024 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining \overline{RAS} low while successive \overline{CAS} cycles are performed retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent or flow through latch while \overline{CAS} is high. Access begins from the valid column address rather than from \overline{CAS} , eliminating t_{ASC} and t_r from the critical timing path. \overline{CAS} latch the address into column address buffer and acts as an output enable.

During this operation, read, write, and read-modify-write, or read-write-read cycles are possible at random or sequential address within a row. Following the entry cycle into fast page mode, access time is t_{AA} or t_{CAP} dependent. If the column address is valid prior to or coincident by t_{CAP} as shown in figure 1. If the column address is valid after the rising edge of \overline{CAS} , then the access time is determined by the valid column address specified by t_{AA} . For both cases, the falling edge of \overline{CAS} latches the address and enable the output.

Fast page mode provides a sustained data rate over 25 MHz for applications that require high data rates, such as bit mapped graphics or high speed signal processing. The following equation can be used to calculate the data rate :

$$\text{Data Rate} = \frac{1024}{t_{RC} + 1023 \times t_{PC}}$$

DATA RETENTION MODE

The HY531000 data output (D_{OUT}), which has tri-state capability, is controlled by \overline{CAS} . During a \overline{CAS} the high state (\overline{CAS} at V_{IH}), the data output is in the high impedance state. The following table summarize the D_{OUT} state for various types of cycles.

CYCLE	D_{OUT} STATE
Read Cycle	Data from Addressed Memory Cell
\overline{CAS} Controlled Write Cycle (Early Write)	High Impedance
\overline{WE} Controlled Write Cycle (Late Write)	Active, Not Valid
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High Impedance
Fast Page Mode Read-Modify-Write Cycle	Data from Addressed Memory Cell
\overline{RAS} -Only Refresh Cycle	High Impedance
\overline{CAS} -Before- \overline{RAS} Refresh Cycle	Data remain the previous cycle's state (high impedance or low impedance)
\overline{CAS} -Only Cycle	High Impedance


POWER ON

An initial pause of 200 μ s is required after the application of V_{DD} power supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh cycle). Eight initialization cycles are required after extended periods of bias without clocks (greater than the refresh interval).

The V_{DD} current (I_{DD}) requirement of the HY531000 during power on is dependent upon the input levels of \overline{RAS} and \overline{CAS} . If $\overline{RAS} = V_{SS}$ during power on, the device will go into an active and I_{DD} will exhibit large current transients. It is recommended that \overline{RAS} and \overline{CAS} track with V_{DD} or be held at a valid V_{IH} level during power on.

T-46-23-15

FIGURE 1. FAST PAGE MODE ACCESS TIME DETERMINATION




HY531000 1,048,576×1-Bit CMOS DRAM

T-46-23-15

PACKAGE INFORMATION

- 18 PIN PLASTIC DUAL IN LINE PACKAGE – 300 MIL



- 20/26 PIN SMALL OUTLINE J-FORM PACKAGE – 330 MIL

