

MOS INTEGRATED CIRCUIT

μ PD16770B

420-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

DESCRIPTION

The μ PD16770B is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules.

Because the output dynamic range is as large as Vss2 + 0.1 V to VdD2 - 0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 45 MHz when driving at 2.3 V, this driver is applicable to SXGA + standard TFT-LCD panels.

FEATURES

- CMOS level input (2.3 to 3.6 V)
- 420 Outputs
- Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Logic power supply voltage (VDD1): 2.3 to 3.6 V
- Driver power supply voltage (V_{DD2}): $8.5 \pm 0.5 \text{ V}$
- Output dynamic range Vss2 + 0.1 V to VDD2 0.1 V
- High-speed data transfer: fclk = 45 MHz (internal data transfer speed when operating at Vpb1 = 2.3 V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Display data inversion function (capable of controlling by each input port) (POL21, POL22)
- Current consumption control function (LPC, HPC, Bcont)
- Slim chip


ORDERING INFORMATION

Part Number	Package
μ PD16770BN -×××	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

* 1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

★ 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μPD16770BN-xxx: Copper foil surface, Face-up)



Remark This figure does not specify the TCP package.



4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	Description
S ₁ to S ₄₂₀	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits)
D ₁₀ to D ₁₅		by 6 dots (2 pixels).
D ₂₀ to D ₂₅		Dxo: LSB, Dx5: MSB
D ₃₀ to D ₃₅		
D ₄₀ to D ₄₅		
D ₅₀ to D ₅₅		
R,/L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R,/L = H: STHR input, $S_1 \rightarrow S_{420}$, STHL output R,/L = L: STHL input, $S_{420} \rightarrow S_1$, STHR output
STHR	Right shift start pulse input/output	These refer to the start pulse I/O pins when driver ICs are connected in cascade. Fetching of display data starts when H is read at the rising edge of CLK. R,/L = H (right shift): STHR input, STHL output
STHL	Left shift start pulse input/output	R,/L = L (left shift): STHL input, STHR output The start pulse width (H level) for next-level drivers is 1 CLK.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 70 th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. If 72 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L: The S_{2n-1} output uses V_0 to V_4 as the reference supply. The S_{2n} output uses V_5 to V_9 as the reference supply. POL = H: The S_{2n-1} output uses V_5 to V_9 as the reference supply. The S_{2n} output uses V_0 to V_4 as the reference supply. S_{2n-1} indicates the odd output: and S_{2n} indicates the even output. Input of the POL signal is allowed the setup time (tpol-stb) with respect to STB's rising edge.
POL21, POL22	Data inversion	Data inversion can invert when display data is loaded. POL21, POL22 = H: Data inversion loads display data after inverting it. POL21, POL22 = L: Data inversion does not invert input data. POL21: D ₀₀ to D ₀₅ , D ₁₀ to D ₁₅ , D ₂₀ to D ₂₅ POL22: D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅
LPC	Low power control input	Controls the write function of the driver section by digitally controlling the bypass current of the output amplifier.
HPC	High power control input	This pin is pulled up to the VDD1 power supply inside the IC. Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION.

(2/2)

Pin Symbol	Pin Name	Description
Bcont	Bias control	This pin can be used to finely control the bias current inside the output amplifier.
		When this fine-control function is not required, leave this pin open.
		Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION.
V ₀ to V ₉	γ -corrected power	Input the γ -corrected power supplies from outside by using operational amplifier.
	supplies	Make sure to maintain the following relationships. During the gray scale voltage
		output, be sure to keep the gray scale level power supply at a constant level.
		$V_{DD2} - 0.1 \ V \ge V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 \ V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \ \ge V_{SS2} + \ 0.1 \ V_{SS2} + V_{SS3} $
V _{DD1}	Logic power supply	2.3 to 3.6 V
V _{DD2}	Driver power supply	8.5 V ± 0.5 V
Vss1	Logic ground	Grounding
Vss2	Driver ground	Grounding

- Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order. Reverse this sequence to shut down.
 - 2. To stabilize the supply voltage, please be sure to insert a 0.1 μ F bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also recommended between the γ -corrected power supply terminals (V₀, V₁, V₂, ..., V₉) and Vss₂.

Data Sheet S14773EJ1V0DS



5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μ PD16770B incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel γ -compensated voltages to V₀' to V₆₃' and V₀" to V₆₃" is almost equivalent. For the 2 sets of five γ -compensated power supplies, V₀ to V₄ and V₅ to V₉, respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the γ -compensated power supplies V₁ to V₃ and V₆ to V₈.

Figure 5–1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data.

Be sure to maintain the voltage relationships as follows.

 $V_{DD2} - 0.1 \ V \ge V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 \ V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 \ V.$

Figures 5–2 and 5–3 show the relationship between the input data and the output data and the resistance values of the resistor strings.




Figure 5–1. Relationship between Input Data and γ - corrected Power Supplies

Figure 5–2. Relationship between Input Data and Output Voltage $V_{DD2}-0.1\ V \ge V_0 > V_1 > V_2 > V_3 > V_4 > 0.5\ V_{DD2},\ POL21,\ POL22 = L$

	Data	D _{X5}	Dx4	Dx3	D _{X2}	Dx1	Dxo		Output '	Voltage		rn	(Ω)
	00H	0	0	0	0	0	0	V ₀ '	Vo			r0	1766
	01H	0	0	0	0	0	1	V ₁ '	$V_1+(V_0-V_1)x$	4585 /	6351	r1	736
V ₀	02H	0	0	0	0	1	0	V2'	V1+(V0-V1)×	3849 /	6351	r2	566
r0	03H	0	0	0	0	1	1	V3'	V1+(V0-V1)×	3283 /	6351	r3	509
V₁'	04H	0	0	0	1	0	0	V ₄ '	$V_1+(V_0-V_1)x$	2774 /	6351	r4	396
r1 📙	05H	0	0	0	1	0	1	V ₅ '	V1+(V0-V1)×	2378 /	6351	r5	340
V₂'	06H	0	0	0	1	1	0	V ₆ '	$V_1+(V_0-V_1)x$	2038 /	6351	r6	283
r2 📗	07H	0	0	0	1	1	1	V ₇ '	$V_1+(V_0-V_1)x$	1755 /	6351	r7	283
r3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	H80	0	0	1	0	0	0	V8'	V1+(V0-V1)×	1472 /	6351	r8	226
13 1	09H	0	0	1	0	0	1	V ₉ '	V1+(V0-V1)×	1246 /	6351	r9	226
į	0AH	0	0	1	0	1	0	V ₁₀ ′	$V_1+(V_0-V_1)x$	1020 /	6351	r10	170
	0BH	0	0	1	0	1	1	V ₁₁ '	V1+(V0-V1)×	850 /	6351	r11	170
į	0CH	0	0	1	1	0	0	V ₁₂ '	V1+(V0-V1)×	680 /	6351	r12	170
i i	0DH	0	0	1	1	0	1	V ₁₃ '	V ₁ +(V ₀ -V ₁)×	510 /	6351	r13	170
r14 🖒	0EH	0	0	1	1	1	0	V ₁₄ '	V1+(V0-V1)×	340 /	6351	r14	170
V ₁₅ '	0FH	0	0	1	1	1	1	V ₁₅ '	V ₁ +(V ₀ -V ₁)×	170 /	6351	r15	170
r15 🗍	10H	0	1	0	0	0	0	V ₁₆ '	V ₁			r16	152
V ₁ V ₁₆ '	11H	0	1	0	0	0	1	V ₁₇ '	$V_2+(V_1-V_2)x$	2280 /	2432	r17	152
r16 🗖	12H	0	1	0	0	1	0	V ₁₈ '	V2+(V1-V2)x	2128 /	2432	r18	152
₩ V ₁₇ '	13H	0	1	0	0	1	1	V ₁₉ '	V2+(V1-V2)×	1976 /	2432	r19	152
r17	14H	0	1	0	1	0	0	V ₂₀ '	V2+(V1-V2)×	1824 /	2432	r20	152
T	15H	0	1	0	1	0	1	V ₂₁ '	V2+(V1-V2)×	1672 /	2432	r21	152
į	16H	0	1	0	1	1	0	V22'	V2+(V1-V2)×	1520 /	2432	r22	152
	17H	0	1	0	1	1	1	V ₂₃ '	V2+(V1-V2)×	1368 /	2432	r23	152
į.	18H	0	1	1	0	0	0	V ₂₄ '	V2+(V1-V2)×	1216 /	2432	r24	152
į	19H	0	1	1	0	0	1	V ₂₅ '	V2+(V1-V2)×	1064 /	2432	r25	152
į	1AH	0	1	1	0	1	0	V ₂₆ '	V ₂ +(V ₁ -V ₂)×	912 /	2432	r26	152
į	1BH	0	1	1	0	1	1	V ₂₇ '	V2+(V1-V2)×	760 /	2432	r27	152
}	1CH	0	1	1	1	0	0	V ₂₈ '	V2+(V1-V2)×	608 /	2432	r28	152
į	1DH	0	1	1	1	0	1	V ₂₉ '	V2+(V1-V2)×	456 /	2432	r29	152
!	1EH	0	1	1	1	1	0	V ₃₀ '	V2+(V1-V2)×	304 /	2432	r30	152
į.	1FH	0	1	1	1	1	1	V ₃₁ '	V2+(V1-V2) x V2	152 /	2432	r31	152
į	20H	1	0	0	0	0	0	V ₃₂ '		00.40 /	0.400	r32	156
į	21H	1	0	0	0	0	0	V33	V ₃ +(V ₂ -V ₃)x V ₃ +(V ₂ -V ₃)x	2340 /	2496	r33	156
:	22H 23H	1	0	0	0	1	1	V ₃₄	$V_3+(V_2-V_3)x$ $V_3+(V_2-V_3)x$	2184 / 2028 /	2496 2496	r34 r35	156 156
į	23H 24H	1	0	0	1	0	0	V 35	V3+(V2-V3)x V3+(V2-V3)x	1872 /	2496	r36	156 156
į	25H	1	0	0	1	0	1	V 36	V3+(V2-V3) x V3+(V2-V3) x	1716 /	2496	r37	156
;	26H	1	0	0	1	1	0	V37	V ₃ +(V ₂ -V ₃)×	1560 /	2496	r38	156
į	27H	1	0	0	1	1	1	V ₃₉ '	V3+(V2-V3)×	1404 /	2496	r39	156
į	28H	1	0	1	0	0	0	V ₄₀ '	V3+(V2-V3)×	1248 /	2496	r40	156
ļ	29H	1	0	1	0	0	1	V ₄₀	V3+(V2-V3)×	1092 /	2496	r41	156
r46 🖒	29H	1	0	1	0	1	0	V ₄₂ '	V3+(V2-V3)×	936 /	2496	r42	156
V ₄₇ '	2BH	1	0	1	0	1	1	V ₄₂ '	V3+(V2-V3)×	780 /	2496	r43	156
r47	2CH	1	0	1	1	0	0	V ₄₃ '	V ₃ +(V ₂ -V ₃)×	624 /	2496	r44	156
V ₃	2DH	1	0	1	1	0	1	V ₄₅ '	V ₃ +(V ₂ -V ₃)×	468 /	2496	r45	156
r48	2EH	1	0	1	1	1	0	V ₄₆ '	V ₃ +(V ₂ -V ₃)×	312 /	2496	r46	156
V ₄₉ '	2FH	1	0	1	1	1	1		V ₃ +(V ₂ -V ₃)×	156 /	2496	r47	156
r49 🔲	30H	1	1	0	0	0	0	V ₄₈ '	V ₃			r48	175
Ţ	31H	1	1	0	0	0	1	V ₄₉ '	V ₄ +(V ₃ -V ₄)×	4397 /	4572	r49	175
	32H	1	1	0	0	1	0	V ₅₀ '	V4+(V3-V4)×	4222 /	4572	r50	175
į	33H	1	1	0	0	1	1		V4+(V3-V4)×	4047 /	4572	r51	175
	34H	1	1	0	1	0	0	V ₅₂ '	V4+(V3-V4)×	3872 /	4572	r52	175
!	35H	1	1	0	1	0	1	V ₅₃ '	V ₄ +(V ₃ -V ₄)×	3697 /	4572	r53	232
r60	36H	1	1	0	1	1	0		V4+(V3-V4)×	3465 /	4572	r54	232
V ₆₁ '	37H	1	1	0	1	1	1	V ₅₅ '	V4+(V3-V4)×	3233 /	4572	r55	232
r61 📋	38H	1	1	1	0	0	0	V ₅₆ '	V4+(V3-V4)×	3001 /	4572	r56	232
▼ V ₆₂ '	39H	1	1	1	0	0	1	V ₅₇ '	V4+(V3-V4)×	2769 /	4572	r57	289
r62 🔲	3AH	1	1	1	0	1	0	V ₅₈ '	V4+(V3-V4)×	2480 /	4572	r58	345
V ₄ V ₆₃ '	3BH	1	1	1	0	1	1	V ₅₉ '	V4+(V3-V4)×	2135 /	4572	r59	402
• · • • • • • • • • • • • • • • • • • •	3CH	1	1	1	1	0	0	V ₆₀ '	V4+(V3-V4)×	1733 /	4572	r60	402
	3DH	1	1	1	1	0	1	V ₆₁ '	V4+(V3-V4)×	1331 /	4572	r61	459
	3EH	1	1	1	1	1	0	V ₆₂ '	V4+(V3-V4)x	872 /	4572	r62	872
	3FH	1	1	1	1	1	1	V ₆₃ '	V ₄			rtotal	15851
					-	_	_						,

Caution There is no connection between V_4 and V_5 terminal in the chip.



Figure 5–3. Relationship between Input Data and Output Voltage $0.5 \text{ V}_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1 \text{ V}, POL21, POL22 = L$

		Data	Dx5	D _{X4}	Dxз	D _{X2}	D _{X1}	Dxo		Output '	Voltage		rn	(Ω)
V ₅ -	► V ₆₃ "	00H	0	0	0	0	0	0	V ₀ ''	V ₉			r0	1766
r62	\Box	01H	0	0	0	0	0	1	V ₁ ''	V9+(V8-V9)×	1766 /	6351	r1	736
	V ₆₂ "	02H	0	0	0	0	1	0	V2"	V9+(V8-V9)×	2502 /	6351	r2	566
r61		03H	0	0	0	0	1	1	V3''	V9+(V8-V9)×	3068 /	6351	r3	509
	V ₆₁ "	04H	0	0	0	1	0	0	V4"	V9+(V8-V9)×	3577 /	6351	r4	396
r60	\Box	05H	0	0	0	1	0	1	V5"	V9+(V8-V9)×	3973 /	6351	r5	340
	V ₆₀ ''	06H	0	0	0	1	1	0	V ₆ "	V9+(V8-V9)×	4313 /	6351	r6	283
r59		07H	0	0	0	1	1	1	V ₇ "	V9+(V8-V9)×	4596 /	6351	r7	283
		H80	0	0	1	0	0	0	V ₈ "	V ₉ +(V ₈ -V ₉)×	4879 / 5105 /	6351	r8	226 226
		09H	0	0		0		0	V ₉	V9+(V8-V9)x V9+(V8-V9)x		6351	r9 r10	170
		0AH 0BH	0	0	1	0	1	1	V ₁₀	V9+(V8-V9)×	5331 / 5501 /	6351 6351	r11	170
		0CH	0	0	1	1	0	0	V ₁₂ "	V9+(V8-V9)×	5671 /	6351	r12	170
r49	\Box	0DH	0	0	1	1	0	1	V ₁₂ "	V9+(V8-V9)×	5841 /	6351	r13	170
	₩ V ₄₉ "	0EH	0	0	1	1	1	0	V ₁₄ "	V9+(V8-V9)×	6011 /	6351	r14	170
r48	\Box	0FH	0	0	1	1	1	1	V ₁₅ "	V9+(V8-V9)×	6181 /	6351	r15	170
V ₆	—	10H	0	1	0	0	0	0	V ₁₆ "	V ₈		-	r16	152
r47	Ц	11H	0	1	0	0	0	1	V ₁₇ "	$V_8+(V_7-V_8)x$	152 /	2432	r17	152
r46	► V ₄₇ "	12H	0	1	0	0	1	0	V ₁₈ "	V8+(V7-V8)×	304 /	2432	r18	152
146	Ļ	13H	0	1	0	0	1	1	V ₁₉ "	V8+(V7-V8)×	456 /	2432	r19	152
		14H	0	1	0	1	0	0	V ₂₀ ''	V8+(V7-V8)×	608 /	2432	r20	152
		15H	0	1	0	1	0	1	V ₂₁ "	$V_8+(V_7-V_8)x$	760 /	2432	r21	152
		16H	0	1	0	1	1	0	V ₂₂ "	V8+(V7-V8)×	912 /	2432	r22	152
		17H	0	1	0	1	1	1	V ₂₃ "	V8+(V7-V8)×	1064 /	2432	r23	152
		18H	0	1	1	0	0	0	V ₂₄ "	V8+(V7-V8)×	1216 /	2432	r24	152
		19H	0	1	1	0	0	1	V ₂₅ "	V8+(V7-V8)×	1368 /	2432	r25	152
		1AH	0	1	1	0	1	0	V ₂₆ "	V8+(V7-V8)×	1520 /	2432	r26	152
		1BH	0	1	1	0	1	1	V ₂₇ "	V8+(V7-V8)×	1672 /	2432	r27	152
	1	1CH	0	1	1	1	0	0	V ₂₈ "	V8+(V7-V8)×	1824 /	2432	r28	152
		1DH	0	1	1	1	0	1	V ₂₉ " V ₃₀ "	V8+(V7-V8)×	1976 /	2432	r29	152
	į	1EH 1FH	0	1	1	1	1	0	V ₃₀	V ₈ +(V ₇ -V ₈)× V ₈ +(V ₇ -V ₈)×	2128 / 2280 /	2432 2432	r30 r31	152 152
		20H	1	0	0	0	0	0	V31	V8+(V7-V8)X V7	2200 /	2432	r32	156
	į	21H	1	0	0	0	0	1	V ₃₂ "	V7+(V6-V7)×	156 /	2496	r33	156
		22H	1	0	0	0	1	0	V34"	V7+(V6-V7)×	312 /	2496	r34	156
	:	23H	1	0	0	0	1	1	V ₃₅ "	V ₇ +(V ₆ -V ₇)×	468 /	2496	r35	156
r17	\Box	24H	1	0	0	1	0	0	V ₃₆ "	V ₇ +(V ₆ -V ₇)×	624 /	2496	r36	156
	₩ V ₁₇ "	25H	1	0	0	1	0	1	V ₃₇ "	V ₇ +(V ₆ -V ₇)×	780 /	2496	r37	156
r16		26H	1	0	0	1	1	0	V ₃₈ "	V7+(V6-V7)×	936 /	2496	r38	156
V8 —	—— V16"	27H	1	0	0	1	1	1	V ₃₉ "	$V_7+(V_6-V_7)x$	1092 /	2496	r39	156
r15	↓	28H	1	0	1	0	0	0	V ₄₀ ''	V7+(V6-V7)×	1248 /	2496	r40	156
r14	▼ V ₁₅ "	29H	1	0	1	0	0	1	V41"	V7+(V6-V7)×	1404 /	2496	r41	156
114	Ļ	2AH	1	0	1	0	1	0	V ₄₂ "	V7+(V6-V7)×	1560 /	2496	r42	156
		2BH	1	0	1	0	1	1	V ₄₃ "	V7+(V6-V7)×	1716 /	2496	r43	156
		2CH	1	0	1	1	0	0	V44"	V7+(V6-V7)×	1872 /	2496	r44	156
		2DH	1	0	1	1	0	1	V ₄₅ "	V7+(V6-V7)×	2028 /	2496	r45	156
		2EH	1	0	1	1	1	0	V ₄₆ "	V7+(V6-V7)×	2184 /	2496	r46	156
		2FH	1	0	1	1	1	1		V7+(V6-V7)×	2340 /	2496	r47	156
	÷	30H	1	1	0	0	0	0	V ₄₈ "	V ₆	475 /	4570	r48	175
r2	Ц	31H	1	1	0	0	0	1	V ₄₉ "	V6+(V5-V6)×	175 /	4572	r49	175
	V 2"	32H	1	1	0	0	1	0	V ₅₀ "	V ₆ +(V ₅ -V ₆)× V ₆ +(V ₅ -V ₆)×	350 /	4572	r50	175 175
r1	Џ	33H	1	1	0	0	1	0	V ₅₁ "	$V_6+(V_5-V_6)x$	525 /	4572 4572	r51	
_	<u></u> V₁"	34H 35H	1	1	0	1	0	1	V 52 V53"	V ₆ +(V ₅ -V ₆)× V ₆ +(V ₅ -V ₆)×	700 / 875 /	4572	r52 r53	175 232
r0	<u></u>	36H	1	1	0	1	1	0	V ₅₃ "	V6+(V5-V6)×	1107 /	4572	r54	232
V ₉ —	► V ₀ "	37H	1	1	0	1	1	1	V 54 V 55"	V ₆ +(V ₅ -V ₆)×	1339 /	4572	r55	232
		38H	1	1	1	0	0	0	V ₅₆ "	V ₆ +(V ₅ -V ₆)×	1571 /	4572	r56	232
		39H	1	1	1	0	0	1	V ₅₇ "	V ₆ +(V ₅ -V ₆)×	1803 /	4572	r57	289
		3AH	1	1	1	0	1	0	V ₅₈ "	V ₆ +(V ₅ -V ₆)×	2092 /	4572	r58	345
		3BH	1	1	1	0	1	1	V ₅₉ "	V ₆ +(V ₅ -V ₆)×	2437 /	4572	r59	402
		3CH	1	1	1	1	0	0	V ₆₀ ''	V6+(V5-V6)×	2839 /	4572	r60	402
		3DH	1	1	1	1	0	1	V ₆₁ "	$V_6 + (V_5 - V_6) \times$	3241 /	4572	r61	459
		3EH	1	1	1	1	1	0	V ₆₂ "	V ₆ +(V ₅ -V ₆)×	3700 /	4572	r62	872
		3FH	1	1	1	1	1	1	V ₆₃ "	V ₅			rtotal	15851
					-			-						

Caution There is no connection between V_4 and V_5 terminal in the chip.



6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits \times 2 RGBs (6 dots) Input width: 36 bits (2-pixel data)

R,/L = H (Right shift)

	Output	S ₁	S ₂	S ₃	S ₄		S ₄₁₉	S ₄₂₀
ĺ	Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	•••	D40 to D45	D ₅₀ to D ₅₅

R,/L = L (Left shift)


I	Output	S ₁	S ₂	S ₃	S ₄		S ₄₁₉	S ₄₂₀
ſ	Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	•••	D40 to D45	D ₅₀ to D ₅₅

POL	S _{2n-1} Note	S _{2n} Note
L	V ₀ to V ₄	V ₅ to V ₉
Н	V ₅ to V ₉	Vo to V4

Note S_{2n-1} (Odd output), S_{2n} (Even output)

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.





8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure8-1. Output Circuit Block Diagram





Figure8-2. Output Circuit Timing Waveform



Remarks 1. STB = L: SW1 = ON, STB = H: SW1 = OFF

- 2. STB = "H" is acknowledged at timing [1].
- **3.** The display data latch is completed at timing [2] and the input voltage (VAMP(IN): gray-scale level voltage) of the output amplifier changes.



9. CURRENT CONSUMPTION CONTROL FUNCTION


The μ PD16770B has a power control function which can switch the bias current of the output amplifier between four levels and a bias control function (Bcont) which can be used to finely control the bias current.

<Power control function (LPC, HPC)>

The bias current of the output amplifier can be switched between four levels using LPC (Low Power Control) pins and HPC (High Power Control) pins.

Power mode	LPC	HPC
High	L	L
Middle	H or Open	L
Normal	L	H or Open
Low	H or Open	H or Open

Following graph shows the relationship between each power modes and bias current.



Remark This relationship is founded on results of simulation and don't assuring a characteristics of this product.


Data Sheet S14773EJ1V0DS



<Bias Current Control Function (Bcont)>

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (Vss2) via an external resistor (Rext). When not using this function, leave this pin open.

Figure9-1. Bias Current Control Function (Bcont)



Refer to the table below for the percentage of current regulation when using the bias current control function.

Table9-1. Current Consumption Regulation Percentage Compared to Normal Mode

	Current Consumption	Regulation Percentage	
REXT	LPC = L, HPC = H/open	LPC = H/open, HPC = H/open	
∞ (Open)	100%	65%	V _{DD1} = 3.3 V
50 kΩ	110%	70%	VDD2 = 8.7 V
20 kΩ	115%	80%	
10 kΩ	120%	85%	

Remark The above current consumption regulation percentages are founded on results of simulation and don't assuring a characteristics of this product.

Caution Because the power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

Data Sheet S14773EJ1V0DS



10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

- no o o na a	,		
Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V _{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	VII	-0.5 to V _{DD1} + 0.5	V
Driver Part Input Voltage	V _{I2}	-0.5 to V _{DD2} + 0.5	V
Logic Part Output Voltage	V _{O1}	-0.5 to V _{DD1} + 0.5	V
Driver Part Output Voltage	V _{O2}	-0.5 to V _{DD2} + 0.5	V
Operating Ambient Temperature	TA	-10 to +75	°C
Storage Temperature	T _{stg}	−55 to +125	°C

Caution Product qualify may suffer if the absolute maximum rating is exceeded even momentarily for any parameter/ That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (TA = -10 to +75°C, Vss1 = Vss2 = 0 V)

recommended operating i	tango (TA =	10 10 170 0, 1001 =	V 332 = V V /			
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V _{DD2}		8.0	8.5	9.0	V
High-Level Input Voltage	VIH		0.7 V _{DD1}		V _{DD1}	V
Low-Level Input Voltage	VıL		0		0.3 V _{DD1}	V
γ -Corrected Voltage	Vo to V9		Vss2 + 0.1		V _{DD2} - 0.1	V
Driver Part Output Voltage	Vo		Vss2 + 0.1		V _{DD2} - 0.1	V
Maximum Clock Frequency	fclk	V _{DD1} = 2.3 V			45	MHz

Data Sheet S14773EJ1V0DS



Electrical Characteristics ($T_A = -10 \text{ to } +75^{\circ}\text{C}$, $V_{DD1} = 2.3 \text{ to } 3.6 \text{ V}$, $V_{DD2} = 8.5 \text{ V} \pm 0.5 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$, unless otherwise specified, power mode: normal, Bcont = open)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input Leak Current	lı∟					±1.0	μΑ
High-Level Output Voltage	Vон	STHR (STHL), IoH = 0 mA		V _{DD1} – 0.1			V
Low-Level Output Voltage	Vol	STHR (STHL), IoL = 0 mA				0.1	V
γ -Corrected Supply Current	lγ	V _{DD2} = 8.5 V V ₀ pin, V ₅ pin		126	252	504	μΑ
		V_0 to $V_4 = V_5$ to $V_9 = 4.0 \text{ V}$	V ₄ pin, V ₉ pin	-504	-252	-126	μΑ
Driver Output Current	Ілон	$Vx = 7.0 \text{ V}, Vout = 6.5 \text{ V}^{\text{Note}}$ $Vx = 1.0 \text{ V}, Vout = 1.5 \text{ V}^{\text{Note}}$				-30	μΑ
	Ivol			30			μΑ
Output Voltage Deviation	ΔVo	TA = 25°C			±7	±20	mV
Output swing difference deviation	ΔV _P -P	VDD1 = 3.3 V, VDD2 = 8.5 V, VOUT = 2.0 V, 4.25 V, 6.5 V			±2	±15	mV
Logic Part Dynamic Current Consumption	I _{DD1}	V _{DD1}			1.0	6.5	mA
Driver Part Dynamic Current Consumption	I _{DD2}	V _{DD2} , with no load			3.0	6.5	mA

Note Vx refers to the output voltage of analog output pins S₁ to S₄₂₀. Vout refers to the voltage applied to analog output pins S₁ to S₄₂₀.

- **★** Cautions 1. fstb = 64 kHz, fclk = 40 MHz.
 - 2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 - 3. Refers to the current consumption per driver when cascades are connected under the assumption of SXGA+ single-sided mounting (10 units).

Switching Characteristics (TA = -10 to +75°C, VDD1 = 2.3 to 3.6 V, VDD2 = 8.5 V \pm 0.5 V, Vss1 = Vss2 = 0 V, unless otherwise specified, power mode: normal, Bcont = open)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t PLH1	C _L = 10 pF		10	20	ns
	tpHL1			10	20	ns
Driver Output Delay Time	t PLH2	$C_L = 75 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.5	5	μs
	t PLH3			5	8	μs
	t PHL2			2.5	5	μs
	t PHL3			5	8	μs
Input Capacitance	Cı1	STHR (STHL) excluded, T _A = 25°C			10	pF
	C ₁₂	STHR (STHL),TA = 25°C			10	pF



Timing Requirement (TA = -10 to +75°C, VDD1 = 2.3 to 3.6 V, Vss1 = 0 V, tr = tf = 5.0 ns)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		22			ns
Clock Pulse High Period	PWclk(H)		4			ns
Clock Pulse Low Period	PW _{CLK(L)}		4			ns
Data Setup Time	t SETUP1		4			ns
Data Hold Time	tHOLD1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	tHOLD2		0			ns
POL21, POL22 Setup Time	t SETUP3		4			ns
POL21, POL22 Hold Time	t HOLD3		0			ns
Start Pulse Low Period	t spl		1			CLK
STB Pulse Width	PWstB		2			CLK
Last Data Timing	t ldt		2			CLK
CLK-STB Time	tclk-stb	CLK $\uparrow \rightarrow$ STB \uparrow	6			ns
STB-CLK Time	tstb-clk	STB $\uparrow \rightarrow$ CLK \uparrow	9			ns
Time Between STB and Start Pulse	tsтв-sтн	$STB \uparrow \to STHR(STHL) \uparrow$	2			CLK
POL-STB Time	tPOL-STB	POL \uparrow or $\downarrow \rightarrow$ STB \uparrow	- 5			ns
STB-POL Time	tstb-pol	$STB \downarrow \to POL \downarrow or \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 \text{ V}_{DD1}$, $V_{IL} = 0.3 \text{ V}_{DD1}$.

Data Sheet S14773EJ1V0DS

Switching characteristics waveform (R,/L = H)

Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 \text{ V}_{DD1}$, $V_{IL} = 0.3 \text{ V}_{DD1}$.





11. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the μ PD16770B.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

 μ PD16770BN- $\times\times$: TCP (TAB package)

	1	
Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm²: time 3 to 5 seconds. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm²: time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

Data Sheet S14773EJ1V0DS

NEC μ PD16770B

[MEMO]

μ PD16770B

NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Data Sheet S14773EJ1V0DS



Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Semiconductor Device Mounting Technology (C10535E)

- The information in this document is current as of May, 2001. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4