

N-CHANNEL 800V - 0.65Ω - 10.5A TO-247 Zener-Protected SuperMESH[™]Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ID	Pw
STW12NK80Z	800 V	< 0.75 Ω	10.5 A	190 W

- TYPICAL $R_{DS}(on) = 0.65 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

TO-247

INTERNAL SCHEMATIC DIAGRAM

D(2)

S(3)

SC15010

DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established stripbased PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES

ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STW12NK80Z	W12NK80Z	TO-247	TUBE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	800	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	800	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	10.5	А
ID	Drain Current (continuous) at T _C = 100°C	6.6	А
I _{DM} (•)	Drain Current (pulsed)	42	A
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	190	W
	Derating Factor	1.51	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	°C

(•) Pulse width limited by safe operating area

(1) $I_{SD} \leq 10.5A$, di/dt $\leq 200A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

(*) Limited only by maximum temperature allowed

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.66	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
Tl	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	10.5	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	400	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2/9

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(BR) DSS	Drain-source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0	800			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			1 50	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 5.25 A		0.65	0.75	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 5.25 A		12		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		2620 250 53		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 640V$		100		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			30 18		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 640V, I _D = 10.5 A, V _{GS} = 10V		87 14 44		nC nC nC


SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$\label{eq:VDD} \begin{array}{l} V_{DD} = 400 \text{ V}, \text{ I}_{D} = 5.25 \text{ A} \\ \text{R}_{G} = 4.7\Omega \text{ V}_{GS} = 10 \text{ V} \\ (\text{Resistive Load see, Figure 3}) \end{array}$		70 20		ns ns
t _{r(∨off)} t _f t _c	Off-voltage Rise Time Fall Time Cross-over Time	$\label{eq:VDD} \begin{array}{l} V_{DD} = 640 \ V, \ I_D = 10.5 \ A, \\ R_G = 4.7 \Omega, \ V_{GS} = 10V \\ (Inductive \ Load \ see, \ Figure \ 5) \end{array}$		16 15 28		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				10.5 42	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 10.5 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 10.5 \text{ A}$, di/dt = 100A/µs V _{DD} = 100 V, T _j = 150°C (see test circuit, Figure 5)		635 5.9 18.5		ns μC Α

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.



Output Characteristics



HV13700 gfs(S) $V_{DS} = 15V$ T___50°C 15 25°C 12 9 150°C 6 3 0 2 4 6 8 10 _{ID}(A)

GC18460 Κ δ = 0.5 0.2 0.1 10^{-1} 0.05 0.01 $Z_{th} = k R_{thJ-c}$ $\delta = t_p / \tau$ SINGLE PULSE 10⁻² t_ 10^{-3} 10^{-3} 10^{-5} 10^{-2} $10^{-1} t_{p}(s)$ 10^{-4} **Transfer Characteristics** HV13675 $I_{D}(A)$ V_{DS}=25V 24 18 12 6 2 4 6 $8 V_{GS}(V)$ 0 Static Drain-source On Resistance HV13710 $R_{DS(on)}$ (Ω) $V_{GS} = 10V$ 0.62 0.605 0.59 0.575 0.56

3

5

7

9

 $I_D(A)$

Thermal Impedance For TO-247

HV13690

Ciss

Cos

 $V_{DS}(V)$


HV13730

40


Vgs=10∨

150 T√℃)

HV13750



150 ℃)



Maximum Avalanche Energy vs Temperature

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit





TO-247 MECHANICAL DATA

		mm.			inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	4.85		5.15	0.19		0.20	
D	2.20		2.60	0.08		0.10	
Е	0.40		0.80	0.015		0.03	
F	1		1.40	0.04		0.05	
F1		3			0.11		
F2		2			0.07		
F3	2		2.40	0.07		0.09	
F4	3		3.40	0.11		0.13	
G		10.90			0.43		
Н	15.45		15.75	0.60		0.62	
L	19.85		20.15	0.78		0.79	
L1	3.70		4.30	0.14		0.17	
L2		18.50			0.72		
L3	14.20		14.80	0.56		0.58	
L4		34.60			1.36		
L5		5.50			0.21		
М	2		3	0.07		0.11	
V		5°			5°		
V2		60°			60°		
Dia	3.55		3.65	0.14		0.143	



8/9

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com
