

CAT34C02

2-Kb I²C EEPROM for DDR2 DIMM Serial Presence Detect



FEATURES

- Supports Standard and Fast I²C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 16-Byte Page Write Buffer
- Hardware Write Protection for entire memory
- Software Write Protection for lower 128 Bytes
- Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA).
- Low power CMOS technology
- 1,000,000 program/erase cycles
- 100 year data retention
- RoHS compliant "Green" & "Gold" 8-pin TSSOP and TDFN packages
- Industrial temperature range

DEVICE DESCRIPTION

The CAT34C02 is a 2-Kb Serial CMOS EEPROM, internally organized as 16 pages of 16 bytes each, for a total of 256 bytes of 8 bits each.

It features a 16-byte page write buffer and supports both the Standard (100 kHz) as well as Fast (400 kHz) I^2C protocol.

Write operations can be inhibited by taking the WP pin High (this protects the entire memory) or by setting an internal Write Protect flag via Software command (this protects the lower half of the memory).

In addition to Permanent Software Write Protection, the CAT34C02 also features JEDEC compatible Reversible Software Write Protection for DDR2 Serial Presence Detect (SPD) applications operating over the 1.7 V to 3.6 V supply voltage range.

The CAT34C02 is fully backwards compatible with earlier DDR1 SPD applications operating over the 1.7 V to 5.5 V supply voltage range.

PIN CONFIGURATION

TSSOP (Y) TDFN (VP2)


A_0	1	8	vcc
A ₁	2	7	WP
A ₂	3	6	SCL
V_{SS}	4	5	SDA

For the location of Pin 1, please consult the corresponding package drawing.

PIN FUNCTIONS

A_0, A_1, A_2	Device Address
SDA	Serial Data
SCL	Serial Clock
WP	Write Protect
V _{CC}	Power Supply
V_{SS}	Ground

FUNCTIONAL SYMBOL



^{*} Catalyst carries the I²C protocol under a license from the Philips Corporation.



ABSOLUTE MAXIMUM RATINGS*

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽¹⁾	-0.5 V to +6.5 V

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS(2)

Symbol	Parameter	Min	Units		
N _{END} (*)	Endurance	1,000,000	Program/ Erase Cycles		
T _{DR}	Data Retention	100	Years		

^(*) Page Mode, V_{CC} = 5 V, 25°C

D.C. OPERATING CHARACTERISTICS

 V_{CC} = 1.7 V to 5.5 V, T_A = -40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Max	Units
I _{cc}	Supply Current	Read or Write at 400 kHz		1	mA
I _{SB}	Standby Current	All I/O Pins at GND or V _{CC}		1	μΑ
ΙL	I/O Pin Leakage	Pin at GND or V _{CC}		1	μΑ
V _{IL}	Input Low Voltage		-0.5	V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7	V _{CC} + 0.5	V
V _{OL1}	Output Low Voltage	$V_{CC} > 2.5 \text{ V}, I_{OL} = 3.0 \text{ mA}$		0.4	V
V _{OL2}	Output Low Voltage	$V_{CC} > 1.7 \text{ V}, I_{OL} = 1.0 \text{ mA}$		0.2	V
V _{HV} ⁽¹⁾	RSWP Set/Clear A ₀ High Voltage	1.7 V < V _{CC} < 3.6 V	V _{CC} + 4.8	10	V

PIN IMPEDANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$, f = 400 kHz, $V_{CC} = 5 \text{ V}$

Symbol	Parameter	Conditions	Min	Max	Units
C _{IN} ⁽²⁾	SDA I/O Pin Capacitance	V _{IN} = 0 V		8	pF
C _{IN} ⁽²⁾	Input Capacitance (other pins)	V _{IN} = 0 V		6	рF
Z _{WPL}	WP Input Low Impedance	V _{IN} < 0.5 V	5	70	kΩ
I _{LWPH}	WP Input High Leakage	$V_{IN} > V_{CC} \times 0.7$		1	μΑ

Note:

- (1) The DC input voltage on any pin should not be lower than $^{-}0.5$ V or higher than $V_{CC}+0.5$ V. During transitions, the voltage on any pin may undershoot to no less than $^{-}1.5$ V or overshoot to no more than $V_{CC}+1.5$ V, for periods of less than 20 ns. The maximum DC voltage on address pin A_0 is $^{+}10.0$ V at $^{+}25$ °C. A series resistor of $^{-}1.5$ k Ω should be used when driving pin A_0 to V_{HV} , or else, the current compliance of the V_{HV} driver should be limited to $^{-}1$ mA.
- (2) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.



A.C. CHARACTERISTICS

 V_{CC} = 1.7 V to 5.5 V, T_A = -40°C to 85°C, unless otherwise specified.

		1.7 V	- 5.5 V	2.5 V	- 5.5 V		
Symbol	Parameter	Min	Max	Min	Max	Units	
F _{SCL}	Clock Frequency		100		400	kHz	
T _I ⁽¹⁾	Noise Suppression Time Constant at SCL, SDA Inputs		100		100	ns	
t _{AA} ⁽²⁾	SCL Low to SDA Data Out		3.5		0.9	μS	
t _{BUF} ⁽¹⁾	Time the Bus Must be Free Before a New Transmission Can Start	4.7		1.3		μS	
t _{HD:STA}	Start Condition Hold Time	4		0.6		μs	
t _{LOW}	Clock Low Period	4.7		1.3		μS	
t _{HIGH}	Clock High Period	4		0.6		μS	
t _{SU:STA}	Start Condition Setup Time	4.7		0.6		μS	
t _{HD:DAT}	Data In Hold Time	0		0		ns	
t _{SU:DAT}	Data In Setup Time	250		100		ns	
t _R ⁽¹⁾	SDA and SCL Rise Time		1		0.3	μS	
t _F ⁽¹⁾	SDA and SCL Fall Time		300		300	ns	
t _{SU:STO}	Stop Condition Setup Time	4		0.6		μS	
t _{DH}	Data Out Hold Time	100		100		ns	
t _{WR}	Write Cycle Time		5		5	ms	
t _{PU} ^{(1), (3)}	Power-up to Ready Mode		1		1	ms	

Note

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) For timing measurements the SDA line capacitance is ~ 100 pF; the SCL input is driven with rise and fall times of < 50 ns; the SDA I/O is pulled-up by a 3 mA current source; input driving signals swing from 20% to 80% of V_{CC}. Output level reference levels are 30% and respectively 70% of V_{CC}.
- (3) t_{PU} is the delay required from the time V_{CC} is stable until the device is ready to accept commands.

Power-On Reset (POR)

The CAT34C02 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state.

The CAT34C02 will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the POR trigger level. This bi-directional POR feature protects the device against 'brown-out' failure following a temporary loss of power.

The POR circuitry triggers at the minimum V_{CC} level required for proper initialization of the internal state machines. The POR trigger level automatically tracks the internal CMOS device thresholds, and is naturally well below the minimum recommended V_{CC} supply voltage.



PIN DESCRIPTION

SCL: The Serial Clock input pin accepts the Serial Clock generated by the Master.

SDA: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

A₀, A₁ and A₂: The Address pins accept the device address. These pins have on-chip pull-down resistors.

WP: The Write Protect input pin inhibits all write operations, when pulled HIGH. This pin has an on-chip pull-down resistor.

FUNCTIONAL DESCRIPTION

The CAT34C02 supports the Inter-Integrated Circuit (I^2C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT34C02 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 8 devices may be connected to the bus as determined by the device address inputs A_0 , A_1 , and A_2 .

I²C BUS PROTOCOL

The I^2C bus consists of two 'wires', SCL and SDA. The two wires are connected to the V_{CC} supply via pull-up resistors. Master and Slave devices connect to the 2-wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 1).

START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all receivers. Absent a START, a Slave will not respond to commands.

STOP

The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP starts the internal Write cycle (when following a Write command) or sends the Slave into standby mode (when following a Read command).

Device Addressing

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 2). The next 3 bits, A₂, A₁ and A₀, select one of 8 possible Slave devices. The last bit, R/W, specifies whether a Read (1) or Write (0) operation is to be performed.

Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 3). The Slave will also acknowledge the byte address and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. If the Master acknowledges the data, then the Slave continues transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by sending a STOP to the Slave. Bus timing is illustrated in Figure 4.



Figure 1. Start/Stop Timing




Figure 2. Slave Address Bits




Figure 3. Acknowledge Timing





Figure 4. Bus Timing





WRITE OPERATIONS

Byte Write

In Byte Write mode the Master sends a START, followed by Slave address, byte address and data to be written (Figure 5). The Slave acknowledges all 3 bytes, and the Master then follows up with a STOP, which in turn starts the internal Write operation (Figure 6). During internal Write, the Slave will not acknowledge any Read or Write request from the Master.

Page Write

The CAT34C02 contains 256 bytes of data, arranged in 16 pages of 16 bytes each. A page is selected by the 4 most significant bits of the address byte following the Slave address, while the 4 least significant bits point to the byte within the page. Up to 16 bytes can be written in one Write cycle (Figure 7).

The internal byte address counter is automatically incremented after each data byte is loaded. If the Master transmits more than 16 data bytes, then earlier bytes will be overwritten by later bytes in a 'wrap-around' fashion (within the selected page). The internal Write cycle starts immediately following the STOP.

Acknowledge Polling

Acknowledge polling can be used to determine if the CAT34C02 is busy writing or is ready to accept commands. Polling is implemented by interrogating the device with a 'Selective Read' command (see READ OPERATIONS).

The CAT34C02 will not acknowledge the Slave address, as long as internal Write is in progress.

Hardware Write Protection

With the WP pin held HIGH, the entire memory, as well as the SWP flags are protected against Write operations (Figure 8). If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT34C02.



Figure 5. Byte Write Timing




Figure 6. Write Cycle Timing






Figure 7. Page Write Timing



NOTE: IN THIS EXAMPLE $n = XXXX\ 0000(B)$; X = 1 or 0

Figure 8. Memory Array





READ OPERATIONS

Immediate Address Read

In standby mode, the CAT34C02 internal address counter points to the data byte immediately following the last byte accessed by a previous operation. If that 'previous' byte was the last byte in memory, then the address counter will point to the 1st memory byte, etc.

When, following a START, the CAT34C02 is presented with a Slave address containing a '1' in the R/W bit position (Figure 9), it will acknowledge (ACK) in the 9th clock cycle, and will then transmit data being pointed at by the internal address counter. The Master can stop further transmission by issuing a NoACK, followed by a STOP condition.

Selective Read

The Read operation can also be started at an address different from the one stored in the internal address counter. The address counter can be initialized by performing a 'dummy' Write operation (Figure 10). Here the START is followed by the Slave address (with the R/W bit set to '0') and the desired byte address. Instead of following up with data, the Master then issues a 2nd START, followed by the 'Immediate Address Read' sequence, as described earlier.

Sequential Read

If the Master acknowledges the 1st data byte transmitted by the CAT34C02, then the device will continue transmitting as long as each data byte is acknowledged by the Master (Figure 11). If the end of memory is reached during sequential Read, then the address counter will 'wrap-around' to the beginning of memory, etc. Sequential Read works with either 'Immediate Address Read' or 'Selective Read', the only difference being the starting byte address.



Figure 9. Immediate Address Read Timing




Figure 10. Selective Read Timing





Figure 11. Sequential Read Timing





SOFTWARE WRITE PROTECTION

The lower half of memory (first 128 bytes) can be protected against Write operations by setting one of two Software Write Protection (**SWP**) flags.

The Permanent Software Write Protection (**PSWP**) flag can be set, but **not** cleared, by the user. This flag can be set or queried 'in-system'.

The Reversible Software Write Protection (**RSWP**) flag can be set or queried **and** cleared by the user during **DDR2 DIMM** testing. All RSWP related commands require the presence of a very high voltage - V_{HV} - on address pin A_0 and fixed CMOS logic levels on the other two address pins. Thus, for RSWP related commands, the address pins are used to decode the mode, rather than to 'identify' the device.

A detailed description of all SWP commands can be found in Table 1. All these commands are preceded by a START and terminated with a STOP, following the ACK or NoACK from the CAT34C02.

The first four bits of the Slave address byte must be 0110, in contrast to the regular 1010 'preamble' used for memory Read or Write commands. The next three bits must match the logic state of the three physical address pins. For PSWP commands, the address pins are all at CMOS levels, and any one of the eight possible combinations is valid. For RSWP commands, the A_0 pin must be at V_{HV} and will be interpreted as a logic '1'. The other two address pins must be at fixed CMOS levels, A_2 at GND and A_1 at GND for Set RSWP commands and at V_{CC} for Clear RSWP commands. The V_{HV} level must be established on pin A_0 before the START and maintained just beyond the STOP.

Commands where the last bit of the Slave address is '0', are similar to a 'Byte Write', except that both byte address and data following the Slave address, are 'don't care' (i.e. just place holders) (Figure 12).

Query type commands, where the last bit in the Slave address is '1', are somewhat similar to an''Immediate Address Read', except that no data byte is expected from the device; the ACK or NoACK itself is the response to the query. Therefore, the Master will immediately follow up this response with a STOP (Figure 13).

DELIVERY STATE

The CAT34C02 is shipped 'unprotected', i.e. neither SWP flag is set. The entire 2-Kb memory is erased, i.e. all bytes are FF.



Table 1. SWP Commands

Action	Con	trol Pi	n Leve	Is ⁽¹⁾	Flag S	tate (2)	Sla	ve A	ddre	ess		ACK	Address	ACK	Data	ACK	Write
Action	WP	A ₂	A ₁	A_0	PSWP	RSWP	b ₇ to b ₄	b ₃	b ₂	b ₁	b ₀	?	Byte	?	Byte	?	Cycle
	Х	A_2	A ₁	A_0	1	Х		A_2	A ₁	A_0	X	No					
Set	GND	A ₂	A ₁	A_0	0	Х		A_2	A ₁	A_0	0	Yes	Х	Yes	X	Yes	Yes
PSWP	V _{cc}	A_2	A ₁	A_0	0	Х		A_2	A ₁	A_0	0	Yes	Х	Yes	Х	No	No
	Х	A ₂	A ₁	A_0	0	Х		A_2	A ₁	A_0	1	Yes					
	Х	GND	GND	V_{HV}	1	Х		0	0	1	X	No					
0.4	Х	GND	GND	V_{HV}	0	1		0	0	1	X	No					
Set RSWP	GND	GND	GND	V_{HV}	0	0	0110	0	0	1	0	Yes	Х	Yes	Х	Yes	Yes
	V _{cc}	GND	GND	V_{HV}	0	0		0	0	1	0	Yes	Х	Yes	Х	No	No
	Х	GND	GND	V_{HV}	0	0		0	0	1	1	Yes					
	Х	GND	V _{cc}	V_{HV}	1	Х		0	1	1	X	No					
Clear	GND	GND	V _{cc}	V_{HV}	0	Х		0	1	1	0	Yes	Х	Yes	Х	Yes	Yes
RSWP	V _{cc}	GND	V _{cc}	V _{HV}	0	Х		0	1	1	0	Yes	Х	Yes	Х	No	No
	Х	GND	V _{cc}	V_{HV}	0	Х		0	1	1	1	Yes					

Note:

- $\begin{array}{ll} \hbox{(1)} & \text{Here A_2, A_1 and A_0 are either at V_{CC} or GND.} \\ \hbox{(2)} & 1 \text{ stands for 'Set', 0 stands for 'Not Set', X stands for 'don't care'.} \end{array}$

Figure 12. Software Write Protect (Write)







Figure 13. Software Write Protect (Read)






8-LEAD TSSOP (Y)







3.00

6.4 BSC

4.40

0.65 BSC


0.60


3.10

4.50

0.70

8.00





Notes:

1. Lead coplanarity is 0.004" (0.102mm) maximum.

D

E E1

е

<u>L</u>

2.90


4.30


0.50


0.00




8-PAD TDFN 2X3 PACKAGE (VP2)







SYMBOL	MIN	NOM	MAX
Α	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.45	0.55	0.65
A 3		0.20 REF	
b	0.20	0.25	0.30
D	1.90	2.00	2.10
D2 1.30		1.40	1.50
E	E 2.90		3.10
E2	1.20	1.30	1.40
е	е		
K	0.20		
L	0.20	0.30	0.40




NOTE:

- 1. ALL DIMENSIONS IN MM. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMNALS. COPLANARITY SHALL NOT EXCEED 0.08 MM.
- 3. WARPAGE SHALL NOT EXCEED 0.10 MM.
- 4. PACKAGE LENGTH / PACKAGE WIDTH ARE NOT CONSIDERED AS SPECIAL CHARACTERISTIC.
- 5. REFER JEDEC MO-229.
- 6. FRAME STOCK# FLXXX (Selective PPF), NSE PKG CODE TD23B008P.

TDFN2X3 (03).eps



ORDERING INFORMATION



Notes:

(1) The device used in the above example is a CAT34C02YI-TE13 (TSSOP, Industrial Temperature, 1.7 Volt to 5.5 Volt Operating Voltage, Tape & Reel)

PACKAGE MARKING

8-Lead TSSOP

8-Lead TDFN



Y = Production Year

M = Production Month

G = Die Revision

34C02 = Device Code

I = Industrial Temperature Range



E A = Device Code

N = Traceability Code

Y = Production Year

M = Production Month

Notes:

(1) The circle on the package marking indicates the location of Pin 1.



REVISION HISTORY

Date	Revision	Comments	
09/27/05	Α	Initial Issue	
09/28/05	В	Update Features	
		Update Absolute Maximum Ratings	
		Update D.C. Operating Characteristics	
		Update Pin Impedance Characteristics	
		Update A.C. Characteristics	
		Update I ² C Bus Protocol - Power-On Reset (POR)	
10/03/05	С	Update Power-On Reset (POR)	



Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE² ™ MiniPot™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200

www.caalyst-semiconductor.com

Publication #: 1095 Revison: C

Issue dawn.DataSheet40.com