

#### **DESCRIPTION:**


The DPV27C101 is a high-speed 128K X 8 UV erasable, electrically programmable read only memory (EPROM). It is especially well suited for applications where low-power consumption is important.


32-pin dual in-line packages (DIPs) and standard 32-pad leadless chip carriers (LCCs) are used to package the DPV27C101. A transparent lid allows the device to be erased by ultraviolet light.


The DPV27C101 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. Organization of 128K by 8-bit and a single +5V power supply facilitate its use in microprocessor systems.


### **FEATURES:**

- 131,072 by 8-Bits Organization, Fully Decoded
- Fast Access Times: 200, 250ns (max.)
- CMOS Power Consumption: 110µW (Standby) 165mW (Active)
- Single Location and Page Programming
- TTL Compatible Inputs and Outputs
- Common Data Input and Output
- Single +5V Power Supply, ± 10% Tolerance
- Three-State Output
- Simple Programming Requirements
- Fully Static Operation No Clock Required
- High Speed Programming Algorithm (0.2ms Pulses Typ.)
- Programming Voltage: 12.5V
- Output Enable Pin for Simplified Memory Expansion
- Standard 32-Pin DIP or 32-pad LCC Packages










3 - 37

	PI	N NAMES	
A0-A16	Address Inputs	PGM	Program
1/00-1/07	Data In/Out	Vpp	Programming Voltage
<u>CE</u>	Chip Enable	Vcc	Power Supply (+5V)
ŌĒ	Output Enable	Vss	Ground



ABSOLUTE MAXIMUM RATINGS <sup>1</sup>							
Symbol	Parameter	Value	Unit				
TstG	Storage Temperature	-65 to +125	°C				
TBIAS	Temperature Under Bias	-55 to +125	•c				
Vcc	Supply Voltage <sup>2</sup>	-0.6 to +7.0	V				
V <sub>I/O</sub>	Input/Output Voltage <sup>2</sup>	-0.6 to +7.0	V				
VPP	Programming Voltage <sup>2</sup>	-0.6 to +13.0	V				
V <sub>A</sub> 9	Voltage on A9 <sup>2</sup>	-0.6 to +13.0	V				

AC TEST CONDITIONS:	Including Programming		
Input Pulse Levels	0V to 3.0V		
Input Pulse Rise and Fall Time	≤ 20ns		
Input Timing Reference Levels	1.5V		
Output Timing Reference Levels	1.5V		

CA	CAPACITANCE 3: T <sub>A</sub> = 25°C, F = 1.0MHz								
Symbol	Parameter	Max.	Unit	Condition					
CCE	Chip Enable	10							
CADR	Address Input	10							
COE	Output Enable	10	рF	V <sub>IN</sub> = 0V					
C <sub>I/O</sub>	Data Input/Output	15							
Срдм	Program	20							

OUTPUT LOAD						
CL	Parameters Measured					
100 pF	except tor and torp					
5 pF	tor and torp					
	<b>C</b> L 100 pF 5 pF					


RECOMMENDED OPERATING RANGE <sup>2</sup>								
Symbol	Characteristic	Min.	Тур.	Max.	Unit			
Vcc	Supply Voltage4	4.5	5.0	5.5	V			
ViH	Input HIGH Voltage	2.2		Vcc+1.0	V			
VIL	Input LOW Voltage	-0.3		0.8	V			
VPP	VPP Supply Voltage <sup>5</sup>		12.5		V			

		**.*	C			I		I/B	l
Symbol	Characteristics	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Į,	Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub>	-2	2	-2	2	-2	2	μА
Ιουτ	Output Leakage Current	CE = ViH, ViN = Vcc or Vss	-2	2	-2	2	-2	2	μА
lcc1	Vcc Active Current, Read	VIN = VIH or VIL CE = VIL, I <sub>OUT</sub> = 0mA		25		25		25	mA
lcc2	Vcc Operation Current, Read	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA Cycle = min. Duty = 100%		30		30		30	mA
I <sub>SB1</sub>	Vcc Standby Current Iout = 0mA (TTL)	CE = ViH, ViN = ViH or ViL		1		1		1	mA
I <sub>SB2</sub>	Vcc Standby Current (CMOS)	CE = V <sub>CC</sub> ± 0.3V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , l <sub>OUT</sub> = 0mA		20	,	20		20	μА
IPP1	VPP Supply Current Byte Write	CE, PGM = VIL, OE = VIH		40		40		40	mA
IPP2	Vpp Supply Current Page Write	CE, OE = V <sub>IH</sub> , PGM = V <sub>IL</sub> , V <sub>PP</sub> = V <sub>CC</sub>		50		50		50	mA
I <sub>PP3</sub>	VPP Supply Current Read	CE, OE = V <sub>IL</sub> , PGM = V <sub>IH</sub> , Iout > 0mA		20		20		20	μА
Vol	Output LOW Voltage	Ιουτ <b>~</b> 2.1mA		0.45		0.45	l	0.45	V
Vонт	Output HIGH Voltage	Ιουτ = -400μΑ	2.4		2.4		2.4		V
VIL	Input LOW Level		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
ViH	Input HIGH Level		2.2	Vcc+1	2.2	Vcc+1	2.2	Vcc+1	V


	FUNCT	IONS A	AND I	PIN CO	NNECTI	ONS		
Mode	Function	PGM	ČĒ	ŌĒ	VPP	Vcc	1/00 - 1/07	Power
Read	Read	Н	L	L			Data Out	
Operations	Output Deselect	X	X	Н	5∨	<b>5V</b>	High Impedance	Active
	Standby	X	Н	X	1		High Impedance	
Program	Program	L	L	Н			Data In	
Operations	Program Inhibit	Н	Н	X	12.5V	6V	High Impedance	Standby
	Page Programming	1	Н	Н	1 12.50	UV	High Impedance	
$(T_A = +25 \pm 5^{\circ}C)$	Program Verify	Н	L	L	1		Data Out	<b>1</b>


		AC OPERATING CONDITIONS AND CH.	ARACTERISTICS	: Over ope	erating rang	ges	
No. Symbol		-2		-250			
	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
1	tacc	Address Access Time		200		250	ns
2	tCE	Chip Enable to Output Valid <sup>7</sup>		200		250	ns
	to€	Output Enable to Output Valid <sup>7, 8</sup>		70		100	ns
4	tDF.	OE or CE HIGH to Output Float 3, 9	0	50	0	60	ns
- 5	toH	Output Hold from Address	0		0		ns

	AC	PROGRAMMING CONDITIONS AND CHARAC	TERISTICS <sup>11</sup> : Over	operating ranges	
No.	Symbol	Parameter	Min.	Max.	Unit
6	tas	Address Set-up Time	2		μs
7	tces	Chip Enable Set-up Time	2		μs
8	toes	Output Enable Set-up Time	2		μs
9	tos	Data Set-up Time	2		μs
10	tvcs	Vcc Set-up Time 10	2		μs
11	tvps	Vpp Set-up Time 10	2		μs
12	tan	Address Hold Time	0		μs
13	<b>t</b> OEH	Output Enable Hold Time	2		μs
14	tрн	Data Hold Time	2		μs
15	tCEP	Chip Enable to Data Valid		150	ns
16	torp	Output Enable HIGH Output Float Delay 3	0	130	ns
17	tpw	Programming Pulse Width 10	0.19	0.21	ms
18	topw	Over Programming Pulse Width 11	0.19	5.25	ms
19	tahl	Address Latch Hold Time	2		μs
20	tıw	Output Enable Pulse Width During Data Latch	1		μs
21	tPGMS	Page Programming Setup Time	2		μs
22	tCEH	Chip Enable Hold Time	2		μς



30A018-00 REV. C





30A018-00 REV. C

## PROGRAMMING AND ERASING INFORMATION

# **Programming**

Upon delivery from Dense-Pac, or after erasure (See Erasure section), the DPV27C101 contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV27C101 through the procedure of programming. A 0.1µF capacitor between Vpp and Vss is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.0V and +12.5V to be applied to Vcc and Vpp respectively.

Individual bytes or address locations can be selected and programmed by using the byte mode programming algorithm shown in Figure 2. In byte programming mode,  $\overline{CE}$  is set at  $V_{IL}$  and  $\overline{OE}$  is set at  $V_{IH}$ . After the applied address and input data signals are stable, programming is accomplished by a 0.2ms  $V_{IL}$  pulse on the  $\overline{PGM}$  pin (refer to the Byte Mode Programming Timing Diagram).

The DPV27C101's fast page mode programming algorithm (shown in Figure 3) provides a great reduction in programming time by writing four bytes simultaneously. Each of these four bytes may contain different data. In page programming mode,  $\overline{\text{CE}}$  and  $\overline{\text{PGM}}$  are at V<sub>IH</sub> while input data is strobed into internal holding

registers by  $V_{IL}$  pulses on the  $\overline{OE}$  pin. The EPROM is then programmed by a 0.2ms  $V_{IL}$  pulse on the  $\overline{PGM}$  pin while  $\overline{CE}$  and  $\overline{OE}$  are held at  $V_{IH}$  (refer to the Page Programming Timing Diagram).

System design consideration must be taken to avoid inadvertent page mode programming which can occur when CE and OE are at VIH and PGM is at VIL.

#### **Erasure**


Clear all locations of their programmed contents it is necessary to expose the DPV27C101 to an ultraviolet light source. A dosage of 15W- seconds/cm² is required to completely erase a DPV27C101. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with an intensity of 12,000 $\mu$ W/cm² for 21 minutes.


The DPV27C101 and similar devices can be erased by light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV27C101. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

## **NOTES:**


- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.
- 2. All voltages are with respect to Vss.
- 3. This parameter is guaranteed and not 100% tested.
- 4. VCC must be applied either coincident with or before Vpp and removed either coincident with or after Vpp.
- 5. Vpp must not be greater than 13.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with Vpp = 13.0V. Also, during CE = V<sub>IL</sub>, Vpp must not be switched from 5.0V to 13.0V or vice-versa.
- 6.  $t_A$  = -55°C to +125°C,  $V_{CC}$  = 5.0V ± 0.5V, and  $V_{PP}$  =  $V_{CC}$  reading.  $t_A$  = +25°C ± 5°C,  $V_{CC}$  = 6.0V ± 0.25V,  $V_{PP}$  = 12.5V ± 0.3V programming.
- 7.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the following edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
- 8. OE may be delayed up to tACC tOE after the following Address is valid without impact on tACC.
- 9. T<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
- 10. Initial Program Pulse Width Tolerance is 0.2ms ± 5%.
- 11. The length of the overprogram pulse may vary from 0.19ms to 5.25ms as a function of the iteration counter value X.


30A018-00





30A018-00 REV. C 3 - 43





# Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772