

VN40AF, VN67AF, VN89AF

n-Channel Enhancement-mode Vertical Power MOSFET

2

FEATURES

- High speed, high current switching
- Current sharing capability when paralleled
- Directly interface to CMOS, DTL, TTL logic
- Simple DC biasing
- Extended safe operating area
- Inherently temperature stable
- Reliable, low cost plastic package

ABSOLUTE MAXIMUM RATINGS
($T_A = 25^\circ\text{C}$ unless otherwise noted)

Drain-source Voltage

VN40AF	40V
VN67AF	60V
VN89AF	80V

Drain-gate Voltage

VN40AF	40V
VN67AF	60V
VN89AF	80V

Continuous Drain Current (see note 1)

1.7A

Peak Drain Current (see note 2)

3.0A

Continuous Forward Gate Current

2.0mA

Peak-gate Forward Current

100mA

Peak-gate Reverse Current

100mA

Gate-source Forward (Zener) Voltage

+15V

Gate-source Reverse (Zener) Voltage

-0.3V

Thermal Resistance, Junction to Case

10.4°C/W

Continuous Device Dissipation at (or below)

25°C Case Temperature

12W

Linear Derating Factor

96mW/°C

Operating Junction

Temperature Range

-40 to +150°C

Storage Temperature Range

-40 to +150°C

Lead Temperature

(1/16 in. from case for 10 sec)

+300°C


Note 1. $T_c = 25^\circ\text{C}$; controlled by typical $r_{DS(on)}$ and maximum power dissipation.

Note 2. Pulse width 80μsec, duty cycle 1.0%.


Note 3. The Drain-source diode is an integral part of the MOSFET structure.

APPLICATIONS

- Switching power supplies
- DC to DC inverters
- CMOS and TTL to high current interface
- Line drivers
- Logic buffers
- Pulse amplifiers
- DC motor controllers

SCHEMATIC DIAGRAM (OUTLINE DWG. TO-202)

Body internally connected to source.
Drain common to tab.




CHIP TOPOGRAPHY

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

	CHARACTERISTIC	VN40AF			VN67AF			VN89AF			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
S T A T I C	BV _{DSS} Drain-Source Breakdown	40		60		80					V	V _{GS} = 0, I _D = 10µA
		40		60		80						V _{GS} = 0, I _D = 2.5mA
	V _{GTH} Gate-Threshold Voltage	0.5	1.2		0.8	1.2		0.8	1.2			V _{DS} = V _{GS} , I _D = 1mA
	I _{GS} Gate-Body Leakage		0.01	10		0.01	10		0.01	10		V _{GS} = 10V, V _{DS} = 0
				100		100				100		V _{GS} = 10V, V _{DS} = 0, T _A = 125°C (Note 2)
	I _{DS} Zero Gate Voltage Drain Current			10		10				10		V _{DS} = Max. Rating, V _{GS} = 0
				100		100				100		V _{DS} = 0.8 Max. Rating, V _{GS} = 0, T _A = 125°C (Note 2)
	I _{D(on)} ON-State Drain Current	1.0	2		1.0	2		1.0	2		nA	V _{DS} = 25V, V _{GS} = 0
				0.3		0.3			0.4			V _{DS} = 25V, V _{GS} = 10V
	V _{DSON} Drain-Source Saturation Voltage		1.0	2.0		1.0	1.7		1.4	1.9	V	V _{GS} = 5V, I _D = 0.1A
			1.0			1.0			1.3			V _{GS} = 5V, I _D = 0.3A
			2.2	5.0		2.2	3.5		2.2	4.5		V _{GS} = 10V, I _D = 0.5A
			2.2			2.2			2.2			V _{GS} = 10V, I _D = 1.0A
D Y N A M I C	g _m Forward Transconductance	250		250		250					mU	V _{DS} = 24V, I _D = 0.5A, f = 1KHz
	C _{iss} Input Capacitance		50		50							V _{GS} = 5V, I _D = 0.1A
	C _{rss} Reverse Transfer Capacitance		10		10					10	pF	V _{GS} = 5V, I _D = 0.3A
	C _{oss} Common-Source Output Capacitance		50		50					50		V _{GS} = 10V, I _D = 0.5A
	t _{d(on)} Turn-ON Delay Time	2	5		2	5		2	5		ns	V _{GS} = 10V, I _D = 1.0A
	t _r Rise Time	2	5		2	5		2	5			V _{DS} = 24V, I _D = 0.5A, f = 1MHz
	t _{d(off)} Turn-OFF Delay Time	2	5		2	5		2	5			(Note 2)
	t _f Fall Time	2	5		2	5		2	5			

Note 1. Pulse test — 80µs pulse, 1% duty cycle.

Note 2. Sample test.

THERMAL RESPONSE**POWER DISSIPATION VS CASE TEMPERATURE****DC SAFE OPERATING REGION**
 $T_c = 25^\circ C$ **BREAKDOWN VOLTAGE VARIATION WITH TEMPERATURE**