

T-46-23-17



M431201A-APR91

## DESCRIPTION

The HYM591000 is a 1M words by 9 bits dynamic RAM module and consists of nine HY531000J Fast Page mode CMOS DRAM in 20/26 pin SOJ package mounted on a 30 pin glass-epoxy printed circuit board. 0.22 $\mu$ F decoupling capacitors are mounted under all the 1M DRAMs.

HYM591000M is a socket type and HYM591000P is a leaded type single-in-line module, these are suitable for easy interchange and addition of 1M bytes memory with parity RAM.

## FEATURES


- Fast Page Mode operation
- Fast access time

|                  | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>PC</sub> |
|------------------|------------------|------------------|-----------------|
| HYM591000M/P-60  | 60               | 20               | 40              |
| HYM591000M/P-70  | 70               | 20               | 40              |
| HYM591000M/P-80  | 80               | 20               | 45              |
| HYM591000M/P-100 | 100              | 25               | 55              |

- Single power supply of 5V $\pm$  10%
- $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$ ,  $\overline{\text{RAS}}$  only, Hidden Refresh
- Low power operating
  - 4.21W max (HYM591000-60)
  - 3.71W max (HYM591000-70)
  - 3.22W max (HYM591000-80)
  - 2.72W max (HYM591000-100)
- TTL compatible inputs and outputs
- 512 refresh cycles / 8ms

5

## BLOCK DIAGRAM




## PIN NAMES

|                                  |                                    |
|----------------------------------|------------------------------------|
| A <sub>0</sub> -A <sub>9</sub>   | ADDRESS INPUT                      |
| DQ <sub>0</sub> -DQ <sub>7</sub> | DATA INPUT/OUTPUT                  |
| PD                               | DATA IN FOR PARITY                 |
| PQ                               | DATA OUT FOR PARITY                |
| $\overline{\text{RAS}}$          | ROW ADDRESS STROBE                 |
| $\overline{\text{CAS}}$          | COLUMN ADDRESS STROBE              |
| $\overline{\text{PCAS}}$         | $\overline{\text{CAS}}$ FOR PARITY |
| $\overline{\text{WE}}$           | WRITE ENABLE                       |
| V <sub>DD</sub>                  | POWER( +5V)                        |
| V <sub>SS</sub>                  | GROUND                             |

## HYM591000 1,048,576×9-Bit CMOS DRAM MODULE

T-46-23-17

## PIN CONNECTIONS



## NOTES:

1. HYM591000P's pin configuration is the same as HYM591000M's.
2. Common CAS control for eight data-in and data-out lines (DQ0-DQ7).
3. Separate PCAS control for one separate pair of data-in (PD) and data-out (PQ) lines.
4. The common I/O feature dictates the use of only early write operations to prevent contention on data-in and data-out (DQ0-DQ7).

## HYM591000 1,048,576×9-Bit CMOS DRAM MODULE

T-46-23-17

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL                          | PARAMETER                                              | RATING      | UNIT               |
|---------------------------------|--------------------------------------------------------|-------------|--------------------|
| $T_A$                           | Ambient Temperature                                    | 0 to 70     | $^{\circ}\text{C}$ |
| $T_{\text{STG}}$                | Storage Temperature(Plastic)                           | -55 to 150  | $^{\circ}\text{C}$ |
| $V_{\text{IN}}, V_{\text{OUT}}$ | Voltage on Any Pin Relative to $V_{\text{SS}}$         | -1.0 to 7.0 | V                  |
| $V_{\text{DD}}$                 | Voltage on $V_{\text{DD}}$ Relative to $V_{\text{SS}}$ | -1.0 to 7.0 | V                  |
| $I_{\text{OS}}$                 | Short Circuit Output Current                           | 50          | mA                 |
| $P_T$                           | Power Dissipation                                      | 5.4         | W                  |

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

 $(T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C})$ 

| SYMBOL          | PARAMETER          | MIN. | TYP. | MAX.                | UNIT |
|-----------------|--------------------|------|------|---------------------|------|
| $V_{\text{DD}}$ | Supply Voltage     | 4.5  | 5.0  | 5.5                 | V    |
| $V_{\text{IH}}$ | Input High Voltage | 2.4  | —    | $V_{\text{DD}} + 1$ | V    |
| $V_{\text{IL}}$ | Input Low Voltage  | -1.0 | —    | 0.8                 | V    |

NOTE : All voltages are reference to  $V_{\text{SS}}$ .

## DC CHARACTERISTICS

 $(T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{\text{DD}} = 5\text{V} \pm 10\%, V_{\text{SS}} = 0\text{V}, \text{ unless otherwise noted})$ 

| SYMBOL            | PARAMETER                                                                                           | TEST CONDITIONS                                                                                                                                | SPEED | HYM591000 |      | UNIT          | NOTE |
|-------------------|-----------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------|------|---------------|------|
|                   |                                                                                                     |                                                                                                                                                |       | MIN.      | MAX. |               |      |
| $ I_{\text{IL}} $ | Input Leakage Current(any input pin)                                                                | $V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$                                                                                          |       |           | 90   | $\mu\text{A}$ |      |
| $ I_{\text{LO}} $ | Output Leakage Current for High Impedance State                                                     | $V_{\text{SS}} \leq D_{\text{OUT}} \leq V_{\text{DD}}$<br>$\overline{\text{RAS}}, \overline{\text{CAS}}$ at $V_{\text{IH}}$                    |       |           | 10   | $\mu\text{A}$ |      |
| $I_{\text{DD1}}$  | $V_{\text{DD}}$ Supply Current, Operating                                                           | $t_{\text{RC}} = t_{\text{RC}}(\text{min.})$                                                                                                   | -60   |           | 765  | mA            | 1, 2 |
|                   |                                                                                                     |                                                                                                                                                | -70   |           | 675  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -80   |           | 585  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -10   |           | 495  |               |      |
| $I_{\text{DD2}}$  | $V_{\text{DD}}$ Supply Current, TTL Standby                                                         | $\overline{\text{RAS}}, \overline{\text{CAS}}$ at $V_{\text{IH}}$<br>other inputs $\geq V_{\text{SS}}$                                         |       |           | 18   | mA            |      |
| $I_{\text{DD3}}$  | $V_{\text{DD}}$ Supply Current,<br>$\overline{\text{RAS}}$ -only Refresh                            | $t_{\text{RC}} = t_{\text{RC}}(\text{min.})$                                                                                                   | -60   |           | 765  | mA            | 2    |
|                   |                                                                                                     |                                                                                                                                                | -70   |           | 675  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -80   |           | 585  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -10   |           | 495  |               |      |
| $I_{\text{DD4}}$  | $V_{\text{DD}}$ Supply Current,<br>Fast page mode                                                   | Minimum Cycle                                                                                                                                  | -60   |           | 585  | mA            | 1, 2 |
|                   |                                                                                                     |                                                                                                                                                | -70   |           | 495  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -80   |           | 405  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -10   |           | 315  |               |      |
| $I_{\text{DD5}}$  | $V_{\text{DD}}$ Supply Current,<br>CMOS Standby                                                     | $\overline{\text{RAS}} \geq V_{\text{DD}} - 0.2\text{V}, \overline{\text{CAS}} =$<br>$V_{\text{IH}}, \text{ other inputs } \geq V_{\text{SS}}$ |       |           | 9    | mA            |      |
| $I_{\text{DD6}}$  | $V_{\text{DD}}$ Supply Current,<br>$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh | $t_{\text{RC}} = t_{\text{RC}}(\text{min.})$                                                                                                   | -60   |           | 765  | mA            | 2    |
|                   |                                                                                                     |                                                                                                                                                | -70   |           | 675  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -80   |           | 585  |               |      |
|                   |                                                                                                     |                                                                                                                                                | -10   |           | 495  |               |      |
| $V_{\text{OL}}$   | Output Low Voltage                                                                                  | $I_{\text{OL}} = 4.2\text{mA}$                                                                                                                 |       |           | 0.4  | V             |      |
| $V_{\text{OH}}$   | Output High Voltage                                                                                 | $I_{\text{OH}} = -5\text{mA}$                                                                                                                  |       | 2.4       |      | V             |      |

## NOTES :

- $I_{\text{DD}}$  is dependent on output loading when the device output is selected. Specified  $I_{\text{DD}}(\text{max.})$  is measured with output open.
- $I_{\text{DD}}$  is dependent upon the number of address transitions. Specified  $I_{\text{DD}}(\text{max.})$  is measured with a maximum of two transitions per address cycle in fast page mode.

## HYM591000 1,048,576×9-Bit CMOS DRAM MODULE

T-46-23-17

## AC CHARACTERISTICS

(T<sub>A</sub>=0°C to 70°C, V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted.)

| #  | SYMBOL           | PARAMETER                                | HYM591000 |      |      |      |      |      |      |      | UNIT | NOTE  |
|----|------------------|------------------------------------------|-----------|------|------|------|------|------|------|------|------|-------|
|    |                  |                                          | 60        |      | 70   |      | 80   |      | 10   |      |      |       |
|    |                  |                                          | MIN.      | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 1  | t <sub>RAS</sub> | RAS Pulse Width                          | 60        | 10K  | 70   | 10K  | 80   | 10K  | 100  | 10K  | ns   |       |
| 2  | t <sub>RC</sub>  | Random Read or Write Cycle Time          | 120       |      | 130  |      | 150  |      | 180  |      | ns   |       |
| 3  | t <sub>RP</sub>  | RAS Precharge Time                       | 50        |      | 50   |      | 60   |      | 70   |      | ns   |       |
| 4  | t <sub>ASR</sub> | Row Address Set-up Time                  | 0         |      | 0    |      | 0    |      | 0    |      | ns   |       |
| 5  | t <sub>RAH</sub> | Row Address Hold Time                    | 10        |      | 10   |      | 10   |      | 15   |      | ns   |       |
| 6  | t <sub>RAI</sub> | Column Address to RAS Lead Time          | 30        |      | 35   |      | 40   |      | 50   |      | ns   |       |
| 7  | t <sub>RAD</sub> | RAS to Column Address Delay Time         | 15        | 30   | 15   | 35   | 15   | 40   | 20   | 50   | ns   | 1     |
| 8  | t <sub>ASC</sub> | Column Address Set-up Time               | 0         |      | 0    |      | 0    |      | 0    |      | ns   |       |
| 9  | t <sub>CAH</sub> | Column Address Hold Time                 | 15        |      | 15   |      | 15   |      | 20   |      | ns   |       |
| 10 | t <sub>RCD</sub> | RAS to CAS Delay                         | 20        | 40   | 20   | 50   | 20   | 60   | 25   | 75   | ns   | 2     |
| 11 | t <sub>RAC</sub> | Access Time From RAS                     |           | 60   |      | 70   |      | 80   |      | 100  | ns   | 3,4,5 |
| 12 | t <sub>AA</sub>  | Access Time From Column Address          |           | 30   |      | 35   |      | 40   |      | 50   | ns   | 5,7   |
| 13 | t <sub>CAC</sub> | Access Time From CAS                     |           | 20   |      | 20   |      | 20   |      | 25   | ns   | 5,6   |
| 14 | t <sub>CAS</sub> | CAS Pulse Width                          | 20        | 10K  | 20   | 10K  | 20   | 10K  | 25   | 10K  | ns   |       |
| 15 | t <sub>RS</sub>  | RAS Hold Time                            | 20        |      | 20   |      | 20   |      | 25   |      | ns   |       |
| 16 | t <sub>RCS</sub> | Read Command Set-up Time                 | 0         |      | 0    |      | 0    |      | 0    |      | ns   |       |
| 17 | t <sub>RCH</sub> | Read Command Hold Time Referenced to CAS | 0         |      | 0    |      | 0    |      | 0    |      | ns   | 8     |
| 18 | t <sub>RRH</sub> | Read Command Hold Time Referenced to RAS | 0         |      | 0    |      | 0    |      | 0    |      | ns   | 8     |
| 19 | t <sub>CRP</sub> | CAS to RAS Precharge Time                | 5         |      | 5    |      | 5    |      | 5    |      | ns   |       |
| 20 | t <sub>OFF</sub> | Output Buffer Turn Off Delay             | 0         | 20   | 0    | 20   | 0    | 20   | 0    | 20   | ns   | 9     |
| 21 | t <sub>WP</sub>  | Write Command Pulse Width                | 15        |      | 15   |      | 15   |      | 20   |      | ns   |       |
| 22 | t <sub>CP</sub>  | CAS Precharge Time                       | 10        |      | 10   |      | 10   |      | 10   |      | ns   |       |
| 23 | t <sub>AR</sub>  | Column Address Hold Time From RAS        | 50        |      | 55   |      | 60   |      | 75   |      | ns   |       |
| 24 | t <sub>WCR</sub> | Write Command Hold Time From RAS         | 50        |      | 55   |      | 60   |      | 75   |      | ns   |       |
| 25 | t <sub>WCS</sub> | Write Command Set-up Time                | 0         |      | 0    |      | 0    |      | 0    |      | ns   | 10    |
| 26 | t <sub>WCH</sub> | Write Command Hold Time                  | 15        |      | 15   |      | 15   |      | 20   |      | ns   |       |
| 27 | t <sub>DS</sub>  | Data-In Set-up Time                      | 0         |      | 0    |      | 0    |      | 0    |      | ns   | 11    |
| 28 | t <sub>DH</sub>  | Data-In Hold Time                        | 15        |      | 15   |      | 15   |      | 20   |      | ns   | 11    |
| 29 | t <sub>DHR</sub> | Data-In Hold Time Reference to RAS       | 50        |      | 55   |      | 60   |      | 75   |      | ns   |       |
| 30 | t <sub>CPA</sub> | Access Time From CAS Precharge           |           | 35   |      | 35   |      | 40   |      | 50   | ns   | 5,12  |
| 31 | t <sub>PC</sub>  | Fast page mode Cycle time                | 40        |      | 40   |      | 45   |      | 55   |      | ns   |       |
| 32 | t <sub>RWL</sub> | Write Command to RAS Lead Time           | 20        |      | 20   |      | 20   |      | 25   |      | ns   |       |
| 33 | t <sub>CWL</sub> | Write Command to CAS Lead Time           | 20        |      | 20   |      | 20   |      | 25   |      | ns   |       |
| 34 | t <sub>RPC</sub> | RAS to CAS Precharge Time                | 0         |      | 0    |      | 0    |      | 0    |      | ns   |       |
| 35 | t <sub>CSR</sub> | CAS Set-up Time(CAS Before RAS Cycle)    | 5         |      | 5    |      | 5    |      | 5    |      | ns   |       |

## HYM591000 1,048,576×9-Bit CMOS DRAM MODULE

T-46-23-17

| #  | SYMBOL            | PARAMETER                                  | HYM591000 |      |      |      |      |      |      |      | UNIT | NOTE  |
|----|-------------------|--------------------------------------------|-----------|------|------|------|------|------|------|------|------|-------|
|    |                   |                                            | 60        |      | 70   |      | 80   |      | 10   |      |      |       |
|    |                   |                                            | MIN.      | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 36 | t <sub>CHR</sub>  | CAS Hold Time(CAS Before RAS Cycle)        | 15        |      | 15   |      | 15   |      | 20   |      | ns   |       |
| 37 | t <sub>T</sub>    | Transition Time(Rise and Fall)             | 3         | 50   | 3    | 50   | 3    | 50   | 3    | 50   | ns   | 13,14 |
| 38 | t <sub>CLZ</sub>  | CAS to output in Low-z                     | 0         |      | 0    |      | 0    |      | 0    |      | ns   | 5     |
| 39 | t <sub>REF</sub>  | Refresh Interval(512 Cycle)                |           | 8    |      | 8    |      | 8    |      | 8    | ms   | 15    |
| 40 | t <sub>RASP</sub> | Fast page Mode RAS Pulse Width             | 60        |      | 70   |      | 80   |      | 100  |      | ns   |       |
| 41 | t <sub>CPT</sub>  | CAS Precharge Time(CBR Counter Test Cycle) | 40        |      | 40   |      | 40   |      | 50   |      | ns   |       |

## NOTES:



- Operation within the t<sub>RAD</sub>(max.) limit insures that t<sub>RAC</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a referenced point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then the access time is controlled by t<sub>AA</sub> and t<sub>CAC</sub>.
- Operation within the t<sub>RCD</sub>(max.) limit insures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then the access time is controlled by t<sub>CAC</sub>.
- Assume t<sub>RAD</sub> ≤ t<sub>RAD</sub>(max.). If t<sub>RAD</sub> is greater than t<sub>RAD</sub>(max.) then t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub>(max.).
- Assume t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max.). If t<sub>RCD</sub> is greater than t<sub>RCD</sub>(max.) then t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub>(max.).
- Measured with a load equivalent to two TTL loads and 100 pF.
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub>(max.) and t<sub>RAD</sub> ≤ t<sub>RAD</sub>(max.).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max.) and t<sub>RAD</sub> ≥ t<sub>RAD</sub>(max.).
- Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- t<sub>OFF</sub> and t<sub>OH</sub> define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- t<sub>WCS</sub> is not a restrictive operating parameter. This is included in the data sheet as a electrical characteristic only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle.
- t<sub>DS</sub> and t<sub>DH</sub> are referenced to the latter occurrence of CAS or WE.
- Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub>, or t<sub>CPA</sub>.
- t<sub>T</sub> is measured between V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.).
- AC measurements assume t<sub>f</sub> = 5ns.
- An initial pause of 200μs is required after power-up and followed at least 8 initialization cycles(any combination of cycles containing a RAS clock such as RAS-only refresh). 8 initialization cycles are required after extended period of bias without clocks.

5

## CAPACITANCE


(T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

| SYMBOL           | PARAMETER                                                         | TYP. | MAX. | UNIT |
|------------------|-------------------------------------------------------------------|------|------|------|
| C <sub>IN1</sub> | Input Capacitance(A <sub>0</sub> - A <sub>9</sub> , WE, CAS, RAS) | —    | 60   | pF   |
| C <sub>IN2</sub> | Input Capacitance(PD, PCAS)                                       | —    | 10   | pF   |
| C <sub>DQ</sub>  | I/O Capacitance(DQ <sub>0</sub> - DQ <sub>7</sub> )               | —    | 15   | pF   |
| C <sub>PQ</sub>  | Output Capacitance(PQ)                                            | —    | 10   | pF   |

**TIMING DIAGRAM**(CAS includes PCAS and CAS, D<sub>IN</sub> includes DQ<sub>0</sub>–DQ<sub>7</sub> and PD, D<sub>OUT</sub> includes DQ<sub>0</sub>–DQ<sub>7</sub> and PQ.)**READ CYCLE****EARLY WRITE CYCLE**


T-46-23-17



## FAST PAGE MODE READ CYCLE



5

## FAST PAGE MODE EARLY WRITE CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE




T-46-23-17

## HIDDEN REFRESH CYCLE (READ)



5

## HIDDEN REFRESH CYCLE (WRITE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE