



M431201B-APR91

DESCRIPTION

The HYM581000 is a 1M words by 8 bits dynamic RAM module and consists of eight HY531000J Fast Page mode CMOS DRAM in 20/26 pin SOJ package mounted on a 30 pin glass-epoxy printed circuit board. 0.22μF decoupling capacitors are mounted under all the 1M DRAMs.

HYM581000M is a socket type and HYM581000P is a leaded type single-in-line module, these are suitable for easy interchange and addition of 1M bytes memory.

FEATURES


- Fast Page Mode operation
- Fast access time

	t _{RAC}	t _{CAC}	t _{PC}
HYM581000-60	60	20	40
HYM581000-70	70	20	40
HYM581000-80	80	20	45
HYM581000-10	100	25	55

- Single power supply of 5V±10%
- CAS Before RAS, RAS only, Hidden Refresh
- Low power operating
 - 3.74W max (HYM581000-60)
 - 3.30W max (HYM581000-70)
 - 2.86W max (HYM581000-80)
 - 2.42W max (HYM581000-10)
- TTL compatible inputs and outputs
- 512 refresh cycles / 8ms

5


BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₉	ADDRESS INPUT
DQ ₀ -DQ ₇	DATA INPUT/OUTPUT
RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
V _{DD}	POWER(+5V)
V _{SS}	GROUND

PIN CONNECTIONS



NOTES :

1. HYM581000P's pin configuration is the same as HYM581000M's.
2. Common $\overline{\text{CAS}}$ control for eight data-in and data-out lines (DQ₀-DQ₇).
3. The common I/O feature dictates the use of only early write operations to prevent contention on data-in and data-out(DQ₀-DQ₇).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T_A	Ambient Temperature	0 to 70	$^{\circ}\text{C}$
T_{STG}	Storage Temperature(Plastic)	-55 to 150	$^{\circ}\text{C}$
$V_{\text{IN}}, V_{\text{OUT}}$	Voltage on Any Pin Relative to V_{SS}	-1.0 to 7.0	V
V_{DD}	Voltage on V_{DD} Relative to V_{SS}	-1.0 to 7.0	V
I_{OS}	Short Circuit Output Current	50	mA
P_T	Power Dissipation	4.8	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A=0^{\circ}\text{C}$ to $70^{\circ}\text{C})$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.4	—	$V_{\text{DD}}+1$	V
V_{IL}	Input Low Voltage	-1.0	—	0.8	V

NOTE : All voltages are reference to V_{SS} .

DC CHARACTERISTICS

 $(T_A=0^{\circ}\text{C}$ to 70°C , $V_{\text{DD}}=5\text{V}\pm 10\%$, $V_{\text{SS}}=0\text{V}$, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HYM581000		UNIT	NOTE
				MIN.	MAX.		
$ I_{\text{LI}} $	Input Leakage Current(any input pin)	$V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$			80	μA	
$ I_{\text{LO}} $	Output Leakage Current for High Impedance State	$V_{\text{SS}} \leq D_{\text{OUT}} \leq V_{\text{DD}}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH}			10	μA	
I_{DD1}	V_{DD} Supply Current, Operating	$t_{\text{RC}}=t_{\text{RC}}(\text{min.})$	-60		680	mA	1, 2
			-70		600		
			-80		520		
			-10		440		
I_{DD2}	V_{DD} Supply Current, TTL Standby	$\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} other inputs $\geq V_{\text{SS}}$			16	mA	
I_{DD3}	V_{DD} Supply Current, $\overline{\text{RAS}}$ -only Refresh	$t_{\text{RC}}=t_{\text{RC}}(\text{min.})$	-60		680	mA	2
			-70		600		
			-80		520		
			-10		440		
I_{DD4}	V_{DD} Supply Current, Fast page mode	Minimum Cycle	-60		520	mA	1, 2
			-70		440		
			-80		360		
			-10		280		
I_{DD5}	V_{DD} Supply Current, CMOS Standby	$\overline{\text{RAS}} \geq V_{\text{DD}}-0.2\text{V}$, $\overline{\text{CAS}}=$ V_{IH} , other inputs $\geq V_{\text{SS}}$			8	mA	
I_{DD6}	V_{DD} Supply Current, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh	$t_{\text{RC}}=t_{\text{RC}}(\text{min.})$	-60		680	mA	2
			-70		600		
			-80		520		
			-10		440		
V_{OL}	Output Low Voltage	$I_{\text{OL}}=4.2\text{mA}$			0.4	V	
V_{OH}	Output High Voltage	$I_{\text{OH}}=-5\text{mA}$		2.4		V	

NOTES :

- I_{DD} is dependent on output loading when the device output is selected. Specified $I_{\text{DD}}(\text{max.})$ is measured with output open.
- I_{DD} is dependent upon the number of address transitions. Specified $I_{\text{DD}}(\text{max.})$ is measured with a maximum of two transitions per address cycle in fast page mode.

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HYM581000								UNIT	NOTE
			60		70		80		100			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	100	10K	ns	
2	tRC	Random Read or Write Cycle Time	120		130		150		180		ns	
3	tRP	RAS Precharge Time	50		50		60		70		ns	
4	tASR	Row Address Set-up Time	0		0		0		0		ns	
5	tRAH	Row Address Hold Time	10		10		10		15		ns	
6	tRAL	Column Address to RAS Lead Time	30		35		40		50		ns	
7	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	20	50	ns	1
8	tASC	Column Address Set-up Time	0		0		0		0		ns	
9	tCAH	Column Address Hold Time	15		15		15		20		ns	
10	tRCD	RAS to CAS Delay	20	40	20	50	20	60	25	75	ns	2
11	tRAC	Access Time From RAS		60		70		80		100	ns	3,4,5
12	tAA	Access Time From Column Address		30		35		40		50	ns	5,7
13	tCAC	Access Time From CAS		20		20		20		25	ns	5,6
14	tCAS	CAS Pulse Width	20	10K	20	10K	20	10K	25	10K	ns	
15	tRSH	RAS Hold Time	20		20		20		25		ns	
16	tRCS	Read Command Set-up Time	0		0		0		0		ns	
17	tRCH	Read Command Hold Time Referenced to CAS	0		0		0		0		ns	8
18	tRRH	Read Command Hold Time Referenced to RAS	0		0		0		0		ns	8
19	tCRP	CAS to RAS Precharge Time	5		5		5		5		ns	
20	tOFF	Output Buffer Turn Off Delay	0	20	0	20	0	20	0	20	ns	9
21	tWP	Write Command Pulse Width	15		15		15		20		ns	
22	tCP	CAS Precharge Time	10		10		10		10		ns	
23	tAR	Column Address Hold Time From RAS	50		55		60		75		ns	
24	tWCR	Write Command Hold Time From RAS	50		55		60		75		ns	
25	tWCS	Write Command Set-up Time	0		0		0		0		ns	10
26	tWCH	Write Command Hold Time	15		15		15		20		ns	
27	tDS	Data-In Set-up Time	0		0		0		0		ns	11
28	tDH	Data-In Hold Time	15		15		15		20		ns	11
29	tDHR	Data-In Hold Time Reference to RAS	50		55		60		75		ns	
30	tCPA	Access Time From CAS Precharge		35		35		40		50	ns	5,12
31	tPC	Fast page mode Cycle time	40		40		45		55		ns	
32	tRWL	Write Command to RAS Lead Time	20		20		20		25		ns	
33	tCWL	Write Command to CAS Lead Time	20		20		20		25		ns	
34	tRPC	RAS to CAS Precharge Time	0		0		0		0		ns	
35	tCSR	CAS Set-up Time(CAS Before RAS Cycle)	5		5		5		5		ns	

HYM581000 1,048,576×8-Bit CMOS DRAM MODULE

T-46-23-17

#	SYMBOL	PARAMETER	HYM581000								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t _{CH} R	$\overline{\text{CAS}}$ Hold Time($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	15		15		15		20		ns	
37	t _T	Transition Time(Rise and Fall)	3	50	3	50	3	50	3	50	ns	13,14
38	t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-z	0		0		0		0		ns	5
39	t _{RFF}	Refresh Interval(512 Cycle)		8		8		8		8	ms	15
40	t _{RANP}	Fast page Mode $\overline{\text{RAS}}$ Pulse Width	60		70		80		100		ns	
41	t _{CP} T	$\overline{\text{CAS}}$ Precharge Time(CBR Counter Test Cycle)	40		40		40		50		ns	

NOTES :

- Operation within the t_{RAD}(max.) limit insures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a referenced point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then the access time is controlled by t_{AA} and t_{CAC}.
- Operation within the t_{RC}(max.) limit insures that t_{RAC}(max.) can be met. t_{RC}(max.) is specified as a reference point only. If t_{RC} is greater than the specified t_{RC}(max.) limit, then the access time is controlled by t_{CAC}.
- Assume t_{RAD} ≤ t_{RAD}(max.). If t_{RAD} is greater than t_{RAD}(max.) then t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD}(max.).
- Assume t_{RC} ≤ t_{RC}(max.). If t_{RC} is greater than t_{RC}(max.) then t_{RAC} will increase by the amount that t_{RC} exceeds t_{RC}(max.).
- Measured with a load equivalent to two TTL loads and 100 pF.
- Assumes that t_{RC} ≥ t_{RC}(max.) and t_{RAD} ≤ t_{RAD}(max.).
- Assumes that t_{RC} ≤ t_{RC}(max.) and t_{RAD} ≥ t_{RAD}(max.).
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{OFF} and t_{OH} define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- t_{WCS} is not a restrictive operating parameter. This is included in the data sheet as a electrical characteristic only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle.
- t_{PS} and t_{PH} are referenced to the latter occurrence of CAS or WE.
- Access time is determined by the longer of t_{AA}, t_{CAC} or t_{CPA}.
- t_T is measured between V_{IH}(min.) and V_{IH}(max.).
- AC measurements assume t_T = 5ns.
- An initial pause of 200µs is required after power-up and followed at least 8 initialization cycles(any combination of cycles containing a RAS clock such as RAS-only refresh). 8 initialization cycles are required after extended period of bias without clocks.

5


CAPACITANCE

(T_A=25°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance(A ₀ —A ₉ , WE, CAS, RAS)		55	pF
C _{DQ}	I/O Capacitance(DQ ₀ —DQ ₇)		15	pF

TIMING DIAGRAM


READ CYCLE



EARLY WRITE CYCLE






FAST PAGE MODE READ CYCLE



5

FAST PAGE MODE EARLY WRITE CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE **$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE**

HYM581000 1,048,576×8-Bit CMOS DRAM MODULE


T-46-23-17

HIDDEN REFRESH CYCLE (READ)



5

HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE