

Am27HB010

1 Megabit (131,072 x 8-Bit) Burst Mode CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- **High speed**
 - 50 ns random access
 - 15 ns burst access
- **No burst boundary**
- **No burst limit**
- **Pin compatible with Am27C010**
- **Supports all "Burst" microprocessors**
 - Am29000 compatible
- **Single + 5 V power supply**
- **± 10% power supply tolerance available**
- **High speed Flashrite™ programming**
 - Typically less than 30 seconds

GENERAL DESCRIPTION

The Am27HB010 is a 1 megabit ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word. Two modes are available to access the data. Random access mode is selected by placing V_{IH} on the $V_{PP}/BURST$ pin and this allows full random access to the data. Burst access is selected by placing V_{IL} on the $V_{PP}/BURST$ pin which allows high speed access to sequential data. Burst mode may be entered without regard to page or word boundaries and may be sustained all the way up to the physical device boundary (128K bytes) if required.


The Am27HB010 is ideal for use with the fastest processors due to the high speed random access time. This device

also achieves maximum performance with all of today's "burstable" processors due to the extremely fast burst mode access time. Designers may take full advantage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM.

The Am27HB010 is programmed using AMD's Flashrite™ programming algorithm which allows the entire chip to be programmed typically in less than 30 seconds.

This device is available in 32-pin windowed DIP as well as surface mount packages and is offered in commercial, industrial and extended temperature ranges.

BLOCK DIAGRAM




14970-001B

PRODUCT SELECTOR GUIDE

Family Part No.	Am27HB010			
$V_{CC} \pm 10\%$	-50	-55	-70	90
Max Access Time (ns)	50	55	70	90
Burst Access (ns)	15	15	20	30
\overline{CE} (\overline{E}) Access (ns)	50	55	70	90
\overline{OE} (\overline{G}) Access (ns)	15	15	20	30

CONNECTION DIAGRAMS Top View



Note: JEDEC nomenclature is in parenthesis

14970-002B


14970-003B

*Also available in a 32-pin PLCC.

PIN DESCRIPTION

A ₀ –A ₁₆	Address Inputs	PGM (\bar{P})	Program Enable Input
CE (\bar{E})	Chip Enable Input	V _{CC}	V _{CC} Supply Voltage
DQ ₀ –DQ ₇	Data Input/Outputs	V _{PP} /BURST	Program Supply Voltage & Burst Enable
OE (\bar{G})	Output Enable Input	GND	Ground
CLK	Clock	NC	No Internal Connection

LOGIC SYMBOL




14970-004B

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27HB010-50	DC, DCB, LC, LCB
AM27HB010-55	
AM27HB010-70	DC, DCB, DE, DEB, DI, DIB, LC, LCB, LI, LIB, LE, LEB
AM27HB010-90	


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION

OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27HB010-55	PC, JC
AM27HB010-70	
AM27HB010-90	


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27HB010-70	/BXA, /BUA
AM27HB010-90	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27HB010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27HB010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27HB010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27HB010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27HB010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27HB010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27HB010

Upon delivery, or after each erasure, the Am27HB010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27HB010 through the procedure of programming.

The programming mode is entered when 12.75 ± 0.25 V is applied to the V_{PP} pin, and \overline{CE} and \overline{PGM} are at V_{IL}, and \overline{OE} is at V_{IH}. For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at V_{CC} = 6.25 V and V_{PP} = 12.75 V. After the final address is completed, all bytes are compared to the original data with V_{CC} = V_{PP} = 5.25 V.

Program Inhibit

Programming of multiple Am27HB010s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27HB010 may be common. A TTL low-level program pulse applied to an Am27HB010 \overline{CE} input with V_{PP} = 12.75 ± 0.25 V, \overline{PGM} is LOW, and \overline{OE} HIGH will program that Am27HB010. A high-level \overline{CE} input inhibits the other Am27HB010 from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overline{OE} and \overline{CE} at V_{IL}, \overline{PGM} at V_{IH}, and V_{PP} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27HB010.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A₉ of the Am27HB010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A₀ = V_{IL}) represents the manufacturer code, and byte 1 (A₀ = V_{IH}), the device identifier code. For the Am27HB010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Random Read Mode

The Am27HB010 has three control functions that must be logically satisfied in order to obtain random access data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. V_{PP}/ \overline{BURST} must be at V_{IH}. Assuming that addresses are stable, address access time (t_{acc}) is equal to the delay from \overline{CE} to output (t_{ce}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{acc} - t_{OE}.

Initial Burst Access

The Am27HB010 will enter the burst-mode when both V_{PP}/ \overline{BURST} and \overline{CE} are at logic '0'. The last pin to switch from V_{IH} to V_{IL} (either V_{PP}/ \overline{BURST} or \overline{CE}), will determine the exact entry into the burst-mode. At this time the addresses (A₀–A₁₆) are latched internally to the device for the remainder of the burst access. There are no boundary address conditions for entering the burst-mode. The access time for the initial access is measured from when the addresses (A₁ – A₁₆) are stable. The delay in A₀ will have no effect on access speed as long as the conditions listed in Switching Characteristics are met.

Burst Read Mode

After the initial access, sequential bytes of data may be accessed by toggling the A₀/CLK signal. Data will be available in the specified burst access time. There are no minimum or maximum amounts of data required for a burst. The device will perform a one byte burst or continue to the physical end of the device, 128K if required.

The device will also wrap around and go to the very beginning of the memory once the physical boundary of the device is reached. To exit burst mode, $V_{PP}/BURST$ is toggled from V_{IL} to V_{IH} .

Burst Suspend Mode

Burst mode may be suspended by removing \overline{CE} while $V_{PP}/BURST$ is still at V_{IL} . To resume burst mode, $V_{PP}/BURST$ remains at V_{IL} while \overline{CE} is re-asserted. Data will then be available within the burst access time.

It should be noted that A_0 has to be low while going into Burst Suspend Mode.

Standby Mode

The Am27HB010 has a TTL standby mode which reduces the maximum V_{CC} current to 20% of the active current. It is placed in standby mode when \overline{CE} and $V_{PP}/BURST$ is at V_{IH} . The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27HB010 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current. The V_{CC} DC current can further be decreased to 1 mA by placing all inputs at steady CMOS logic levels.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	\overline{CE}	\overline{OE}	PGM	A_0/CLK	A_9	$V_{PP}/BURST$	Outputs
Read		V_{IL}	V_{IL}	X	X	X	V_{IH}	DOUT
Output Disable		V_{IL}	V_{IH}	X	X	X	X	Hi-Z
Standby		V_{IH}	X	X	X	X	V_{IH}	Hi-Z
BURST Enable		V_{IL}	V_{IL}	X	X	X	V_{IL}	DOUT
BURST Suspend (Note 7)		V_{IH}	V_{IH}	X	X	X	V_{IL}	Hi-Z
BURST Suspend (Note 7)		V_{IH}	V_{IL}	X	X	X	V_{IL}	DOUT
BURST Read		V_{IL}	V_{IL}	X	L-H	X	V_{IL}	DOUT
Program		V_{IL}	V_{IH}	V_{IL}	X	X	V_{PP}	DIN
Program Verify		V_{IL}	V_{IL}	V_{IH}	X	X	V_{PP}	DOUT
Program Inhibit		V_{IH}	X	X	X	X	V_{PP}	Hi-Z
Auto Select (Notes 3 & 5)	Manufacturer Code	V_{IL}	V_{IL}	X	V_{IL}	V_{H}	V_{IH}	01H
	Device Code	V_{IL}	V_{IL}	X	V_{IH}	V_{H}	V_{IH}	0EH

Notes:

1. $V_H = 12.0 V \pm 0.5 V$
2. X = Either V_{IL} or V_{IH} (cannot exceed $V_{CC} + 0.5 V$)
3. $A_1 - A_8 = A_{10} - A_{16} = V_{IL}$
4. See DC Programming Characteristics for V_{PP} voltage during programming.
5. The Am27HB010 uses the same Flashrite algorithm during program as the Am27C010.
6. $V_{IL} < 0.8 V$; $V_{IH} > 2.0 V$
7. BURST suspend is entered only when \overline{CE} toggles from V_{IL} to V_{IH} during Burst Mode operation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:	
OTP product	-65 to +125°C
All other products	-65 to +150°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground:	
All pins except A ₉ , V _{PP} , and V _{CC} (Note 1)	-0.6 to V _{CC} +0.6 V
A ₉ and V _{PP} (Note 2)	-0.6 to 13.5 V
V _{CC}	-0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the device at these limits or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods may affect device reliability.

Notes:

1. During transitions, the input may overshoot GND to -2.0 V for periods of up to 10 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods of up to 10 ns.
2. During transitions, A₉ and V_{PP} may overshoot GND to -2.0 V for periods of up to 10 ns. A₉ and V_{PP} must not exceed 13.5 V for any period of time.

OPERATING RANGES**Commercial (C) Devices**

Case Temperature (T _C)	0 to +70°C
------------------------------------	------------

Industrial (I) Devices

Case Temperature (T _C)	-40 to +85°C
------------------------------------	--------------

Extended Commercial (E) Devices

Case Temperature (T _C)	-55 to +125°C
------------------------------------	---------------

Military (M) Devices

Case Temperature (T _C)	-55 to +125°C
------------------------------------	---------------

Supply Read Voltages:

V _{CC} for Am27HB010-XX	+4.50 to +5.50 V
----------------------------------	------------------

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified
(Notes 1, 4, 5 & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -4 mA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 12 mA (C Devices) I _{OL} = 10 mA (I Devices) I _{OL} = 8 mA (E/M Devices)		0.45	V
V _{IH}	Input HIGH Voltage (Note 9)		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage (Note 9)		-0.5	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC} + 0.5 V	1.0		μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to + V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 5)	<div> <div> $\overline{CE} = V_{IL}$ $f = 10 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$ (Open Outputs) </div> <div> C/I Devices E/M Devices </div> </div>		100 120	mA
I _{CC2}	V _{CC} Standby Current (TTL)	<div> $\overline{CE} = V_{IH}$ $V_{PP}/BURST = V_{IH}$ </div> <div> C/I Devices E/M Devices </div>		25 35	mA
I _{CC3}	V _{CC} Standby Current (CMOS)	$\overline{CE} = V_{CC} - 0.3 \text{ V to } V_{CC} + 0.5 \text{ V}$ $V_{PP}/BURST = V_{CC} - 0.3 \text{ V to } V_{CC} + 0.5 \text{ V}$		1.0	mA
I _{PP1}	V _{PP} Current During Read (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$		100	μA

CAPACITANCE (Notes 2, 3, & 7)

Parameter Symbol	Parameter Description	Test Conditions	PL 032		CDV032		CLV032		Unit
			Typ.	Max.	Typ.	Max.	Typ.	Max.	
C _{IN1}	Address Input Capacitance	V _{IN} = 0 V	6	12	6	12	6	12	pF
C _{IN2}	V _{PP} Input Capacitance	V _{IN} = 0 V	12	20	12	20	12	20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	15	10	15	8	15	pF

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. Typical values are for nominal supply voltages.
3. This parameter is only sampled, not 100% tested.
4. **Caution:** The Am27HB010 must not be removed from (or inserted into) a socket when V_{PP} or V_{CC} is applied.
5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
6. Maximum active power usage is the sum of I_{CC} and I_{PP1}.
7. T_A = 25°C, f = 1 MHz.
8. During transitions, the inputs may overshoot to -2.0 V for periods less than 10 ns.
Maximum DC voltage on output pins may overshoot to V_{CC} + 2.0 V for periods less than 10 ns.
9. Tested under static DC conditions.







SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Parameter Symbols		Parameter Description	Test Conditions	Am27HB010				Unit
JEDEC	Standard			-50	-55	-70	-90	
tAVQV	tACC	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}, C_L = C_{L1}$	50	55	70	90	ns
	tBACC	Burst Access Time	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	15	15	20	30	ns
tELQV	tCE	Chip Enable to Output Delay	$\overline{OE} = V_{IL}, C_L = C_{L1}$	50	55	70	90	ns
tGLQV	tOE	Output Enable to Output Delay	$\overline{CE} = V_{IL}, C_L = C_{L1}$	15	15	20	30	ns
tGHQZ	tDF (Note 2)	Output Enable to Output Float	$\overline{CE} = V_{IL}, C_L = C_{L2}$	10	10	15	25	ns
tAXQX	tOH	Output Hold from Addresses, \overline{CE} or \overline{OE} , whichever occurs first	Min.	0	0	0	0	ns
			Max.	—	—	—	—	
	tSET	Address Setup to BURST or \overline{CE} Enable	$\overline{CE} = V_{IL}, C_L = C_{L1}$	10	10	15	25	ns
	tHOLD1	Address A ₀ Hold to BURST or \overline{CE} Enable	$\overline{CE} = V_{IL}, C_L = C_{L1}$	0	0	0	0	ns
	tHOLD2	Addresses A ₁ –A ₁₆ Hold to BURST or \overline{CE} Enable	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	7	7	7	7	ns
	tBCLKLOW	Minimum Low Time for A ₀ to Start BURST	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	10	10	15	25	ns
	tBSUSPS	BURST Suspend Setup Time	$V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	10	10	15	25	ns
	tBSUSPH	BURST Suspend Hold Time	$V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	10	10	15	25	ns
	tBRES	BURST Resume Setup Time	$V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	10	10	15	25	ns
	tBTERMCLK	BURST Terminate Setup to A ₀ /CLOCK Time	$V_{PP}/\overline{BURST} = V_{IH}, C_L = C_{L1}$	10	10	15	25	ns
	tBCLK	Minimum CLOCK HIGH Time (Note 7)	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	6	6	8	13	ns
	tBCLKB	Minimum CLOCK LOW Time (Note 7)	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} = V_{IL}, C_L = C_{L1}$	6	6	8	13	ns

Notes:


- VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- This parameter is only sampled, not 100% tested.
- Caution:** The Am27HB010 must not be removed from (or inserted into) a socket or board when Vpp or VCC is applied.
- Output Load: 1 TTL gate and C = C_L
Input Rise and Fall Times: 3 ns for -50; 5 ns for -60; 7 ns for -90
Input Pulse Levels: 0 to 3 V
Timing Measurement Reference Level: 1.5 V for inputs and outputs
- Transient Input Low Voltages to -2.0 V with 10 ns duration at the 50% amplitude point are permitted.
- To guarantee Initial Burst Access, tSET + tBCLKLOW + tHOLD ≥ tACC.
- Burst clocks should have 50% duty cycle. Clock skews are allowed as long as minimum tBCLK and tBCLKB specifications are met and tBACC = tBCLK + tBCLKB.

KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
		
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 for a logic "0". Input pulse rise and fall times are < 3 ns for -50; < 5 ns for -60; and < 7 for -90.

14970-006B

SWITCHING WAVEFORMS (Read Timings—Random Access Mode)




Notes:


- $\overline{\text{OE}}$ may be delayed up to $t_{\text{ACC}} - t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .
- t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

14970-007B

SWITCHING WAVEFORMS (Burst Mode)



14970-008C

PROGRAMMING FLOW CHART

14970-009B

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I_{LI}	Input Current (All Inputs)	$V_{IN} = V_{IL} \text{ or } V_{IH}$		10.0	μA
V_{IL}	Input LOW Level (All Inputs)		-0.3	0.8	V
V_{IH}	Input HIGH Level		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output LOW Voltage During Verify	$I_{OL} = 12 \text{ mA}$		0.45	V
V_{OH}	Output HIGH Voltage During Verify	$I_{OH} = -4 \text{ mA}$	2.4		V
V_H	A_9 Auto Select Voltage		11.5	12.5	V
I_{CC3}	V_{CC} Supply Current (Program & Verify)			50	mA
I_{PP2}	V_{PP} Supply Current (Program)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		50	mA
V_{CC1}	Supply Voltage		6.00	6.50	V
V_{PP}	Programming Voltage		12.5	13.0	V

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3)

Parameter Symbols		Parameter Description	Min.	Max.	Unit
JEDEC	Standard				
t_{AVEL}	t_{AS}	Address Setup Time	2		μs
t_{DZGL}	t_{OES}	\overline{OE} Setup Time	2		μs
t_{DVEL}	t_{DS}	Data Setup Time	2		μs
t_{GHAX}	t_{AH}	Address Hold Time	0		μs
t_{EHDX}	t_{DH}	Data Hold Time	2		μs
t_{GHQZ}	t_{DFP}	Output Enable to Output Float Delay	0	130	ns
t_{VPS}	t_{VPS}	V_{PP} Setup Time	2		μs
t_{ELEH1}	t_{PW}	PGM Program Pulse Width	95	105	μs
t_{VCS}	t_{VCS}	V_{CC} Setup Time	2		μs
t_{ELPL}	t_{CES}	\overline{CE} Setup Time	2		μs
t_{GLQV}	t_{OE}	Data Valid from \overline{OE}		75	ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
2. When programming the Am27HB010, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)**Notes:**


1. The input timing reference level is 0.8 for a V_{IL} and 2 V for a V_{IH} .
2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

14970-010B

PHYSICAL DIMENSIONS


CDV 032

Ceramic Dip with View




11092A


CLV 032 Ceramic Leadless Chip Carrier with View



PD 032
Plastic Dip



PL 032
Plastic Leaded Chip Carrier



Sales Offices

North American

ALABAMA	(205) 882-9122
ARIZONA	(602) 242-4400
CALIFORNIA,	
Culver City	(213) 645-1524
Newport Beach	(714) 752-6262
Sacramento (Roseville)	(916) 786-6700
San Diego	(619) 560-7030
San Jose	(408) 452-0500
Woodland Hills	(818) 992-4155
CANADA, Ontario,	
Kanata	(613) 592-0060
Willowdale	(416) 224-5193
COLORADO	(303) 862-9292
CONNECTICUT	(203) 264-7800
FLORIDA,	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 776-2001
Orlando (Longwood)	(407) 862-9292
GEORGIA	(404) 449-7920
IDAHO	(208) 377-0393
ILLINOIS,	
Chicago (Itasca)	(708) 773-4422
Naperville	(708) 505-9517
MARYLAND	(301) 381-3790
MASSACHUSETTS	(617) 273-3970
MINNESOTA	(612) 938-0001
NEW JERSEY,	
Cherry Hill	(609) 662-2900
Parsippany	(201) 299-0002
NEW YORK,	
Liverpool	(315) 457-5400
Brewster	(914) 279-8323
Rochester	(716) 425-8050
NORTH CAROLINA	
Charlotte	(704) 875-3091
Raleigh	(919) 878-8111
OHIO,	
Columbus (Westerville)	(614) 891-6455
Dayton	(513) 439-0268
OREGON	(503) 245-0080
PENNSYLVANIA	(215) 398-8006
TEXAS,	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 376-8084
UTAH	(801) 264-2900

International

BELGIUM, Antwerpen	TEL	(03) 248 43 00
	FAX	(03) 248 46 42
FRANCE, Paris	TEL	(1) 49-75-10-10
	FAX	(1) 49-75-10-13
GERMANY,		
Bad Homburg	TEL	(49) 6172-24061
	FAX	(49) 6172-23195
München	TEL	(089) 4114-0
	FAX	(089) 406490
HONG KONG,	TEL	(852) 865-4525
Wanchai	FAX	(852) 865-1147
ITALY, Milano	TEL	(02) 3390541
	FAX	(02) 3498000
JAPAN,		
Atsugi	TEL	(0462) 29-8460
	FAX	(0462) 29-8458
Kanagawa	TEL	(0462) 47-2911
	FAX	(0462) 47-1729
Tokyo	TEL	(03) 3346-7550
	FAX	(03) 3342-5196

International (Continued)

Osaka	TEL	(06) 243-3250
	FAX	(06) 243-3253
KOREA, Seoul	TEL	(82) 2-784-7598
	FAX	(82) 2-784-8014
LATIN AMERICA,		
Ft. Lauderdale	TEL	(305) 484-8600
	FAX	(305) 485-9736
NORWAY, Oslo area	TEL	(02) 53 13 24
(Høvik)	FAX	(02) 58 22 62
SINGAPORE	TEL	(65) 3481188
	FAX	(65) 3480161
SWEDEN,		
Stockholm area	TEL	(08) 98 61 80
(Bromma)	FAX	(08) 98 09 06
TAIWAN, Taipei	TEL	(886) 2-7153536
	FAX	(886) 2-7122183
UNITED KINGDOM,		
Manchester area	TEL	(0925) 828008
(Warrington)	FAX	(0925) 827693
London area	TEL	(0483) 740440
(Woking)	FAX	(0483) 756196

North American Representatives

CANADA		
Burnaby, B.C. - DAVETEK MARKETING	(604)	430-3680
Kanata, Ontario - VITEL ELECTRONICS	(613)	592-0060
Mississauga, Ontario - VITEL ELECTRONICS	(416)	676-9720
Lachine, Quebec - VITEL ELECTRONICS	(514)	636-5951
ILLINOIS		
Skokie - INDUSTRIAL REPRESENTATIVES, INC	(708)	967-8430
INDIANA		
Huntington - ELECTRONIC MARKETING CONSULTANTS, INC	(317)	921-3450
Indianapolis - ELECTRONIC MARKETING CONSULTANTS, INC	(317)	921-3450
IOWA		
LORENZ SALES	(319)	377-4666
KANSAS		
Merriam - LORENZ SALES	(913)	469-1312
Wichita - LORENZ SALES	(316)	721-0500
KENTUCKY		
ELECTRONIC MARKETING CONSULTANTS, INC	(317)	921-3452
MICHIGAN		
Birmingham - MIKE RAICK ASSOCIATES	(313)	644-5040
Holland - COM-TEK SALES, INC	(616)	392-7100
Novi - COM-TEK SALES, INC	(313)	227-0007
MINNESOTA		
Mel Foster Tech. Sales, Inc.	(612)	941-9790
MISSOURI		
LORENZ SALES	(314)	997-4558
NEBRASKA		
LORENZ SALES	(402)	475-4660
NEW MEXICO		
THORSON DESERT STATES	(505)	883-4343
NEW YORK		
East Syracuse - NYCOM, INC	(315)	437-8343
Hauppauge - COMPONENT CONSULTANTS, INC	(516)	273-5050
OHIO		
Centerville - DOLFUSS ROOT & CO	(513)	433-6776
Columbus - DOLFUSS ROOT & CO	(614)	885-4844
Westlake - DOLFUSS ROOT & CO	(216)	899-9370
OREGON		
ELECTRA TECHNICAL SALES, INC	(503)	643-5074
PENNSYLVANIA		
RUSSELL F. CLARK CO., INC.	(412)	242-9500
PUERTO RICO		
COMP REP ASSOC, INC	(809)	746-6550
WASHINGTON		
ELECTRA TECHNICAL SALES	(206)	821-7442
WISCONSIN		
Brookfield - INDUSTRIAL REPRESENTATIVES, INC	(414)	789-9393

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



RECYCLED & RECYCLABLE



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 2700, Sunnyvale, CA 94088-0270, USA
Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306
APPLICATIONS HOTLINE & LITERATURE ORDERING • TO 032649 ✓

© 1991 Advanced Micro Devices, Inc. 1/92
WCP-13.5M-1/92-0 Printed in USA

19

33