

# Am27HB010

# Advanced Micro Devices

# 1 Megabit (131,072 x 8-Bit) Burst Mode CMOS EPROM

#### **DISTINCTIVE CHARACTERISTICS**

- High speed
  - 50 ns random access
  - 15 ns burst access
- No burst boundary
- No burst limit
- Pin compatible with Am27C010

- Supports all "Burst" microprocessors
  - Am29000 compatible
- Single + 5 V power supply
- ± 10% power supply tolerance available
- High speed Flashrite™ programming
  - Typically less than 30 seconds

#### **GENERAL DESCRIPTION**

The Am27HB010 is a 1 megabit ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word. Two modes are available to access the data. Random access mode is selected by placing  $V_{\rm IH}$  on the  $V_{\rm PP}/\overline{\rm BURST}$  pin and this allows full random access to the data. Burst access is selected by placing  $V_{\rm IL}$  on the  $V_{\rm PP}/\overline{\rm BURST}$  pin which allows high speed access to sequential data. Burst mode may be entered without regard to page or word boundaries and may be sustained all the way up to the physical device boundary (128K bytes) if required.


The Am27HB010 is ideal for use with the fastest processors due to the high speed random access time. This de-

vice also achieves maximum performance with all of today's "burstable" processors due to the extremely fast burst mode access time. Designers may take full advantage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM.

The Am27HB010 is programmed using AMD's Flashrite™ programming algorithm which allows the entire chip to be programmed typically in less than 30 seconds.

This device is available in 32-pin windowed DIP as well as surface mount packages and is offered in commercial, industrial and extended temperature ranges.

#### **BLOCK DIAGRAM**




#### PRODUCT SELECTOR GUIDE


Family Part No.				
Vcc ±10%	-50	-55	-70	90
Max Access Time (ns)	50	55	70	90
Burst Access (ns)	15	15	20	30
CE (E) Access (ns)	50	55	70	90
OE (G) Access (ns)	15	15	20	30

Publication # 14970 Rev. C Amendment /0 Issue Date: Jenuery 1992

1

#### **CONNECTION DIAGRAMS Top View**





14970-002B

Note:

JEDEC nomenclature is in parenthesis

14970-003B

\*Also available in a 32-pin PLCC.

#### PIN DESCRIPTION

A0-A16 CE (E)

Address Inputs

Chip Enable Input

DQ<sub>0</sub>-DQ<sub>7</sub>

Data Input/Outputs

OE (G)

Output Enable Input

CLK

Clock

Vcc

Program Enable Input Vcc Supply Voltage

VPP/BURST

Program Supply Voltage

& Burst Enable **GND** 


PGM (P)

Ground

NC

No Internal Connection

#### LOGIC SYMBOL




14970-004B

2

## ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27HB010-50	DC, DCB, LC, LCB				
AM27HB010-55	7 DC, DC8, LC, LCB				
AM27HB010-70	DC, DCB, DE, DEB, DI, DIB,				
AM27HB010-90	LC, LCB, LI, LIB, LE, LEB				


#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



# ORDERING INFORMATION OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




Valld Combinations					
AM27HB010-55					
AM27HB010-70	PC, JC				
AM27HB010-90					

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

# ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27HB010-70	/DVA /DIIA				
AM27HB010-90	/BXA, /BUA				

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



#### **FUNCTIONAL DESCRIPTION**

#### Erasing the Am27HB010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27HB010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27HB010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å) — with intensity of 12,000  $\mu\text{W/cm}^2$  for 15 to 20 minutes. The Am27HB010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27HB010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27HB010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### Programming the Am27HB010

Upon delivery, or after each erasure, the Am27HB010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27HB010 through the procedure of programming.

The programming mode is entered when 12.75  $\pm$  0.25 V is applied to the VPP pin, and  $\overline{CE}$  and  $\overline{PGM}$  are at VIL, and  $\overline{OE}$  is at VIH. For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at Vcc = 6.25 V and Vpp = 12.75 V. After the final address is completed, all bytes are compared to the original data with Vcc = Vpp = 5.25 V.

#### Program Inhibit

Programming of multiple Am27HB010s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs of the parallel Am27HB010 may be common. A TTL low-level program pulse applied to an Am27HB010  $\overline{CE}$  input with VPP = 12.75 ± 0.25 V,  $\overline{PGM}$  is LOW, and  $\overline{OE}$  HIGH will program that Am27HB010. A high-level  $\overline{CE}$  input inhibits the other Am27HB010 from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with  $\overline{OE}$  and  $\overline{CE}$  at  $V_{IL}$ ,  $\overline{PGM}$  at  $V_{IH}$ , and  $V_{PP}$  between 12.5 V to 13.0 V.

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  ambient temperature range that is required when programming the Am27HB010.

To activate this mode, the programming equipment must force 12.0  $\pm$  0.5 V on address line  $A_{9}$  of the Am27HB010. Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_{0}$  from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code, and byte 1 ( $A_0 = V_{IH}$ ), the device identifier code. For the Am27HB010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### Random Read Mode

The Am27HB010 has three control functions that must be logically satisfied in order to obtain random access data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. V<sub>PP</sub>/BURST must be at V<sub>IH</sub>. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{CE}$  to output (tce). Data is available at the outputs toe after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least tacc – toe.

#### **Initial Burst Access**

The Am27HB010 will enter the burst-mode when both Vpp/BURST and  $\overline{CE}$  are at logic '0'. The last pin to switch from V<sub>IH</sub> to V<sub>IL</sub> (either Vpp/BURST or  $\overline{CE}$ ), will determine the exact entry into the burst-mode. At this time the addresses (Ao–A<sub>16</sub>) are latched internally to the device for the remainder of the burst access. There are no boundary address conditions for entering the burst-mode. The access time for the initial access is measured from when the addresses (A<sub>1</sub> – A<sub>16</sub>) are stable. The delay in A<sub>0</sub> will have no effect on access speed as long as the conditions listed in Switching Characteristics are met.

#### **Burst Read Mode**

After the initial access, sequential bytes of data may be accessed by toggling the  $A_0$ /CLK signal. Data will be available in the specified burst access time. There are no minimum or maximum amounts of data required for a burst. The device will perform a one byte burst or continue to the physical end of the device, 128K if required.

The device will also wrap around and go to the very beginning of the memory once the physical boundary of the device is reached. To exit burst mode,  $V_{PP}/\overline{BURST}$  is toggled from  $V_{IL}$  to  $V_{IH}$ .

#### **Burst Suspend Mode**

Burst mode may be suspended by removing CE while V<sub>PP</sub>/BURST is still at V<sub>IL</sub>. To resume burst mode, V<sub>PP</sub>/BURST remains at V<sub>IL</sub> while CE is re-asserted. Data will then be available within the burst access time.

It should be noted that  $A_0$  has to be low while going into Burst Suspend Mode.

#### Standby Mode

The Am27HB010 has a TTL standby mode which reduces the maximum Vcc current to 20% of the active current. It is placed in standby mode when  $\overline{CE}$  and Vpp/ $\overline{BURST}$  is at Vih. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27HB010 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current. The Vcc DC current can further be decreased to 1 mA by placing all inputs at steady CMOS logic levels.

#### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### Mode Select Table

Mode Select Table								
Mode	Pins	ĈĒ	ŌĒ	PGM	A <sub>0</sub> /CLK	A9	V <sub>PP</sub> /BURST	Outputs
Read		VIL	VıL	Х	Х	Х	ViH	Dout
Output Disab	ole	ViL	ViH	X	Х	Х	X	Hi-Z
Standby		ViH	Х	Х	Х	Х	Viн	Hi-Z
BURST Enable		VIL	VIL	X	Х	Х	VIL	Dout
BURST Susp	oend (Note 7)	Vін	Viн	X	Х	Х	VIL	Hi-Z
BURST Susp	pend (Note 7)	Vін	VIL	Х	Х	Х	VIL	Dout
BURST Read	d	VIL	ViL	Х	L-H	Х	VıL	Douт
Program		ViL	Vін	VIL	Х	Х	VPP	Din
Program Verify		V;L	VIL	ViH	Х	Х	Vpp	Dout
Program Inhi	ibit	ViH	Х	Х	Х	Х	Vpp	Hi-Z
Auto Select	Manufacturer Code	ViL	VIL	Х	VıL	۷н	ViH	01H
(Notes 3 & 5)	Device Code	۷¦L	ViL	Х	ViH	Vн	ViH	0EH

#### Notes:

- 1.  $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIL or VIH (cannot exceed Vcc + 0.5 V)
- 3.  $A_1 A_8 = A_{10} A_{16} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.
- 5. The Am27HB010 uses the same Flashrite algorithm during program as the Am27C010.
- V<sub>IL</sub> < 0.8 V; V<sub>IH</sub> > 2.0 V
- 7. BURST suspend is entered only when CE toggles from VIL to VIH during Burst Mode operation.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature: OTP product -65 to +125°C All other products -65 to +150°C Ambient Temperature with Power Applied -55 to +125°C Voltage with Respect to Ground: All pins except A9, VPP, and Vcc (Note 1) -0.6 to Vcc +0.6 V A9 and Vpp (Note 2) -0.6 to 13.5 V Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the device at these limits or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods may affect device reliability.

#### Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 10 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods of up to 10 ns.
- During transitions, As and VPP may overshoot GND to -2.0 V for periods of up to 10 ns. As and VPP must not exceed 13.5 V for any period of time.

#### **OPERATING RANGES**

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc for Am27HB010-XX +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
Vон	Output HIGH Voltage	Iон = -4 mA		2.4		٧
Vol	Output LOW Voltage	IoL = 12 mA (C Devices) IoL = 10 mA (I Devices) IoL = 8 mA (E/M Devices)			0.45	<b>v</b>
ViH	Input HIGH Voltage (Note 9)			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage (Note 9)			-0.5	+0.8	V
lu	Input Load Current	VIN = 0 V to Vcc +	1.0		μA	
ILO	Output Leakage Current	Vout = 0 V to + Vcc			10	μA
Icc <sub>1</sub>	CC1 Vcc Active Current (Note 5) CE = ViL, f = 10 MHz C/I Devices		C/I Devices		100	mA
		lout = 0 mA (Open Outputs)	E/M Devices		120	
lcc2	Vcc Standby Current (TTL)	CE = V <sub>IH</sub> C/I Devices			25	mA
	1		E/M Devices		35	ША
Іссз	Vcc Standby Current (CMOS)	CE = V <sub>CC</sub> - 0.3 V to V <sub>CC</sub> + 0.5 V V <sub>PP</sub> /BURST = V <sub>CC</sub> - 0.3 V to V <sub>CC</sub> + 0.5 V			1.0	mA
I <sub>PP1</sub>	VPP Current During Read (Note 6)	CE = OE = VIL, VPI	P = Vcc		100	μΑ

### CAPACITANCE (Notes 2, 3, & 7)

Parameter		Test	PL 032		CDV032		CLV032		1
Symbol	Parameter Description	Conditions	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	6	12	6	12	6	12	pF
CIN2	V <sub>PP</sub> Input Capacitance	VIN = 0 V	12	20	12	20	12	20	рF
Соит	Output Capacitance	Vout = 0 V	8	15	10	15	8	15	pF

#### Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: The Am27HB010 must not be removed from (or inserted into) a socket when Vpp or Vcc is applied.
- 5. Icc1 is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP1.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the inputs may overshoot to -2.0 V for periods less than 10 ns.
   Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 10 ns.
- 9. Tested under static DC conditions.



# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Parameter Symbols									
JEDEC	Standard	Parameter Description	Test Cor	nditions	-50	-55	-70	-90	Unit
tavov	tacc	Address Access Time	CE = OE = VIL	, CL = CL1	50	55	70	90	ns
	†BACC	Burst Access Time	CE = OE = VPF	⊳/BURST ₌	15	15	20	30	ns
telov	tce	Chip Enable to Output Delay	OE = VIL, CL =	CL1	50	55	70	90	ns
tGLQV	toe	Output Enable to Output Delay	CE = V <sub>IL</sub> , C <sub>L</sub> =	C <sub>L1</sub>	15	15	20	30	ns
tgнqz	tor (Note 2)	Output Enable to Output Float	CE = Vil., CL =	CL2	10	10	15	25	ns
taxox	tон	Output Hold from		Min.	0	0	0	0	
		Addresses, CE or OE, whichever occurs first		Max.	-	-	_	<b> </b>	ns
	tset	Address Setup to BURST or CE Enable	CE = V <sub>IL</sub> , C <sub>L</sub> =	C <sub>L1</sub>	10	10	15	25	ns
	tHOLD1	Address A <sub>0</sub> Hold to BURST or CE Enable	CE = VIL, CL =	CE = VIL, CL = CL1		0	0	0	ns
	tHOLD2	Addresses A <sub>1-</sub> A <sub>16</sub> Hold to BURST or CE Enable	CE = OE = VPP/BURST = VIL, CL = CL1		7	7	7	7	ns
	<b>t</b> BCLKLOW	Minimum Low Time for for A₀ to Start BURST	CE = OE = VPF VIL, CL = CL1	Þ/BURST₌	10	10	15	25	ns
	tasuses	BURST Suspend Setup Time	VPP/BURST = 1 CL = CL1	Vpp/BURST = V <sub>IL</sub> , C <sub>L</sub> = C <sub>L1</sub>		10	15	25	ns
	tbsusph	BURST Suspend Hold Time	VPP/BURST = VIL CL = CL1		10	10	15	25	ns
	tBRES	BURST Resume Setup Time	VPP/BURST = VIL, CL = CL1		10	10	15	25	ns
-	<b>TBTERMCLK</b>	BURST Terminate Setup to A <sub>0</sub> /CLOCK Time	VPP/BURST = VIH, CL = CL1		10	10	15	25	ns
	<b>TBCLK</b>	Minimum CLOCK HIGH Time (Note 7)	CE = OE = Vpp/BURST = VIL, CL = CL1		6	6	,8	13	ns
	tвськв	Minimum CLOCK LOW Time (Note 7)	CE = OE = VPF VIL, CL = CL1	∘/BURST₌	6	6	8	13	ns

#### Notes:


- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27HB010 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C = Ct

Input Rise and Fall Times: 3 ns for -50; 5 ns for -60; 7 ns for -90 Input Pulse Levels: 0 to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


- 5. Transient Input Low Voltages to -2.0 V with 10 ns duration at the 50% amplitude point are permitted.
- 6. To guarantee Initial Burst Access, tseT + tBCLKLOW + tHOLD ≥ tACC.
- Burst clocks should have 50% duty cycle. Clock skews are allowed as long as minimum tBCLK and tBCLKB specifications
  are met and tBACC = tBCLK + tBCLKB.

#### **KEY TO SWITCHING WAVEFORMS**




KS000010

## **SWITCHING TEST CIRCUIT**




#### SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 for a logic "0". Input pulse rise and fall times are < 3 ns for -50; < 5 ns for -60; and < 7 for -90.

## SWITCHING WAVEFORMS (Read Timings—Random Access Mode)




#### Notes:


- 1.  $\overline{\text{OE}}$  may be delayed up to tACC-tOE after the falling edge of  $\overline{\text{CE}}$  without impact on tACC.
- 2. top is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.

14970-007B

# **SWITCHING WAVEFORMS (Burst Mode)**



14970-008C



14970-009B



# DC PROGRAMMING CHARACTERISTICS ( $T_A = +25^{\circ}C \pm 5^{\circ}C$ ) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μА
VIL	Input LOW Level (All Inputs)		-0.3	0.8	V
Vін	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 12 mA		0.45	V
Vон	Output HIGH Voltage During Verify	loн = -4 mA	2.4		٧
Vн	A <sub>9</sub> Auto Select Voltage		11.5	12.5	V
Іссз	Vcc Supply Current (Program & Verify)			50	mA
IPP2	VPP Supply Current (Program)	CE = VIL, OE = VIH		50	mA
V <sub>CC1</sub>	Supply Voltage		6.00	6.50	V
VPP	Programming Voltage		12.5	13.0	V

# SWITCHING PROGRAMMING CHARACTERISTICS ( $T_A = +25$ °C $\pm 5$ °C) (Notes 1, 2, & 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
<b>TGHAX</b>	<b>t</b> ah	Address Hold Time	0		μs
<b>TEHDX</b>	tрн	Data Hold Time	2		μѕ
tgнqz	t <sub>DFP</sub>	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	VPP Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
<b>t</b> ELPL	tces	CE Setup Time	2	1	μs
tglav	toe	Data Valid from OE	1	75	ns

#### Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27HB010, a 0.1 μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.




Notes:


14970-010B

- 1. The input timing reference level is 0.8 for a V<sub>IL</sub> and 2 V for a V<sub>IH</sub>.
- 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.


# PHYSICAL DIMENSIONS CDV 032 Ceramic Dip with View




CLV 032 Ceramic Leadless Chip Carrier with View



#### PD 032 Plastic Dip



PL 032 Plastic Leaded Chip Carrier



Sales Offices			International (Continued)			
North America	n			L(06) 243-3250		
		(205) 882-9122	KOREA Secul TE	X(06) 243-3253 L(82) 2-784-7598		
		(203) 882-9122	FA	X(82) 2-784-7398		
CALIFORNIA.	••••••	(002) 242-4400	LATIN AMERICA,	(02) 2-704-007-		
		(213) 645-1524	Ft. LauderdaleTE	L(305) 484-8600		
Newport Beach	·•···	(714) 752-6262				
		(916) 786-6700	NORWAY, Oslo areaTE	L(305) 485-9736		
San Diego		(619) 560-7030	(Hövik) FA	X(02) 58 22 62		
San Jose		(408) 452-0500	SINGAPORETE	(65) 3481188		
		(818) 992-4155	SWEDEN.	X(65) 3480161		
CANADA, Ontario,		(010) 500 0000		L(08) 98 61 80		
		(613) 592-0060				
		(303) 862-9292	TAIWAN, TaipeiTE	X(08) 98 09 06 L(886) 2-7153536		
CONNECTICUT		(303) 862-9292	FA	X(886) 2-7122183		
FLORIDA,		(203) 264-7800	UNITED KINGDOM,	, ,		
		(813) 530-9971		L(0925) 828008		
		(305) 776-2001	(Warrington) FA	X(0925) 827693 L(0483) 740440		
Orlando (Longwood)		(407) 862-9292	London areaTE	L(0483) 740440		
		(404) 449-7920	(Woking) FA	X(0483) 756196		
		(208) 377-0393	North American R	epresentatives_		
ILLINOIS,	•••••••••	(200) 077-0393	CANADA			
		(708) 773-4422	Burnaby, B.C DAVETEK N	IARKETING(604) 430-3680		
		(708) 505-9517	Kanata, Ontario - VITEL ELE	CTRONICS (613) 592-0060		
MARYLAND		(301) 381-3790		L ELECTRONICS . (416) 676-9720		
MASSACHUSETTS		(617) 273-3970	ILLINOIS	.ECTRONICS (514) 636-5951		
MINNESOTA		(612) 938-0001	Skokie – INDUSTRIAL			
NEW JERSEY,			REPRESENTATIVES INC	(708) 967-8430		
Cherry Hill		(609) 662-2900	INDIANA			
		(201) 299-0002	Huntington – ELECTRON	C MARKETING		
NEW YORK,			CONSULTANTS, INC	(317) 921-3450		
		(315) 457-5400	Indianapolis – ELECTRON	IIC MARKETING		
		(914) 279-8323	IOWA	(317) 921-3450		
NORTH CAROLINA		(716) 425-6050		(319) 377-4666		
Charlette		(704) 875-3091	KANSAS	, ,		
Dataigh		(704) 875-3091	Merriam – LORENZ SALES	(913) 469-1312		
OHIO.		(919) 070-0111		(316) 721-0500		
	lle)	(614) 891-6455	KENTUCKY ELECTRONIC MARKETIN			
		(513) 439-0268	CONSULTANTS INC	(317) 921-3452		
OREGON		(503) 245-0080	MICHIGAN	(017, 521 0452		
		(215) 398-8006	Birmingham - MIKE RAICK	ASSOCIATES (313) 644-5040		
TEXAS,		• •	Holland - COM-TEK SALES	, INC(616) 392-7100		
Austin		(512) 346-7830	Novi - COM-TEK SALES, IN	IC(313) 227-0007		
Dallas		(214) 934-9099	MINNESOTA	- (040) 044 0700		
		(713) 376-8084	MISSOURI	ıc(612) 941-9790		
UTAH		(801) 264-2900		(314) 997-4558		
International _			NEBRASKA	` '		
BELGILLM Antworpen	TEI	(03) 248 43 00	LORENZ SALES	(402) 475-4660		
DELCTON, AIRWOIPEII.	FAX	(03) 248 46 42	NEW MEXICO			
FRANCE, Paris	TEL	(1) 49-75-10-10		ΓES(505) 883-4343		
,	FAX	(1) 49-75-10-13	NEW YORK	INC(315) 437-8343		
GERMANY,		, ,	Hauppauge - COMPONE	IIVO(315) 437-8343 IT		
Bad Homburg	TEL	(49) 6172-24061	CONSULTANTS, INC	NT (516) 273-5050		
	FAX	(49) 6172-23195	OHIO			
München	TEL	(089) 4114-0	Centerville - DOLFUSS R	OOT & CO(513) 433-6776		
HONO KONO		(089) 406490	Columbus – DOLFUSS RO	OOT & CO(614) 885-4844		
	IEL	(852) 865-4525	Westlake – DOLFUSS RO OREGON	OT & CO(216) 899-9370		
Wanchai	FAX	(852) 865-1147		ALES, INC(503) 643-5074		
ITALT, MIIANO	I E L	(02) 3390541 (02) 3498000	PENNSYLVANIA	110(903) 643-50/4		
JAPAN.	FMA	(02) 3498000		INC(412) 242-9500		
	TFI	(0462) 29-8460	PUERTO RICO	` '		
eg	FAX	(0462) 29-8458	COMP REP ASSOC, INC	(809) 746-6550		
	TEI	(0462) 47-2911	WASHINGTON			
Kanagawa	==					
-	FAX	(0462) 47-1729	MISCONSIN	ALES(206) 821-7442		
-	FAX TEL	(0462) 47-1729 (03) 3346-7550	WISCONSIN	ALES(206) 821-7442		
-	FAX TEL	(0462) 47-1729 (03) 3346-7550 (03) 3342-5196	WISCONSIN Brookfield - INDUSTRIAL	ALES(206) 821-7442		

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 2 To 100 Plac

9 <u>√</u> \_ \_

© 1991 Advanced Micro Devices, Inc. 1/3/92 WCP-13.5M-1/92-0 Printed in USA