

Description

The PUMA 68F4006 is a 4Mbit CMOS 5V Only FLASH memory in a JEDEC 68 pin surface mount PLCC, with read access times of 70, 90, and 120ns. The plastic device is screened to ensure high reliability.

The output width is user configurable as 8, 16 or 32 bits using four Chip Selects (CE1~4) for optimum application flexibility.


The module incorporates Embedded Algorithms for Program and Erase with Sector architecture (16K sector) and supports full chip erase.

A version with four independent write enables is available ('A' Version)


Features

- Fast Access Times of 70/90/120 ns.
- Output Configurable as 32 / 16 / 8 bit wide.
- Commercial, Industrial, or Military grade.
- Automatic Write/Erase by Embedded Algorithm - end of Write/Erase indicated by DATA Polling and Toggle Bit.
- Flexible Sector Erase Architecture - 16K byte sector size, with hardware protection of any number of sectors.
- Single Byte Program of 14μs (Typ.).
- Erase/Write Cycle Endurance 100,000 (Min.) - E variant.

Block Diagram (see page 21 for 'A' version)



Pin Definition (see page 21 for 'A' version)



Pin Functions

A0-A16
CE1-4
OE
GND

Address Input
Chip Enables
Output Enable
Ground

D0-D31
WE
Vcc

Data Inputs/Outputs
Write Enable (WE1-4 for 'A' version)
Power (+5V)

Absolute Maximum Ratings⁽¹⁾

	<i>max</i>	<i>unit</i>
Voltage on any pin w.r.t. Gnd	-2.0 to +7	V
Supply Voltage ⁽²⁾	-2.0 to +7	V
Voltage on A9 w.r.t. Gnd ⁽³⁾	-2.0 to +14	V
Storage Temperature	-65 to +125	°C

- Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied.
- (2) Minimum DC voltage on any input or I/O pin is -0.5V. Maximum DC voltage on output and I/O pins is $V_{CC}+0.5V$. During transitions voltage may overshoot by +/-2V for upto 20ns
- (3) Minimum DC input voltage on A9 is -0.5V during voltage transitions, A9 may overshoot V_{SS} to -2V for periods of up to 20ns, maximum DC input voltage in A9 is 12.5V which may overshoot to 14.0V for periods up to 20ns

Recommended Operating Conditions

<i>Parameter</i>		<i>min</i>	<i>typ</i>	<i>max</i>	<i>unit</i>
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.0	-	$V_{CC}+0.5$	V
Input Low Voltage	V_{IL}	-0.5	-	0.8	V
Operating Temperature	T_A	0	-	70	°C
	T_{Al}	-40	-	85	°C (-I suffix)
	T_{AM}	-55	-	125	°C (-M suffix)

<i>Parameter</i>		<i>Symbol</i>	<i>Test Condition</i>	<i>min</i>	<i>typ</i>	<i>max</i>	<i>Unit</i>
I/P Leakage Current Address, \overline{OE} , \overline{WE}		I_{LI1}	$V_{CC}=V_{CC} \text{ max, } V_{IN}=0V \text{ or } V_{CC}$	-	-	± 4	μA
A9 Input Leakage Current		I_{LI2}	$V_{CC}=V_{CC} \text{ max, } A9=12.5V$	-	-	200	μA
Other Pins		I_{LI3}	$V_{CC}=V_{CC} \text{ max, } V_{IN}=0V \text{ or } V_{CC}$	-	-	± 1	μA
Output Leakage Current		I_{LO}	$V_{CC}=V_{CC} \text{ max, } V_{OUT}=0V \text{ or } V_{CC}$	-	-	± 4	μA
V_{CC} Operating Current	32 bit	I_{CCO32}	$\overline{CE}=V_{IL}^{(1)}, \overline{OE}=V_{IH}, I_{OUT}=0mA, f=6MHz$	-	-	120	mA
	16 bit	I_{CCO16}	As above	-	-	62	mA
	8 bit	I_{CCO8}	As above	-	-	33	mA
V_{CC} Program/Erase Current	32 bit	I_{CCP32}	Programming in Progress	-	-	200	mA
	16 bit	I_{CCP16}	As above	-	-	102	mA
	8 bit	I_{CCP8}	As above	-	-	53	mA
Standby Supply Current		I_{SB1}	$V_{CC}=V_{CC} \text{ max, } \overline{CE}=V_{IH}^{(1)}, \overline{OE}=V_{IH}$	-	-	4	mA
Autoselect / Sector Protect Voltage		V_{ID}	$V_{CC} = 5.0V$	11.5	-	12.5	V
Output Low Voltage		V_{OL}	$I_{OL}=12mA, V_{CC} = V_{CC} \text{ min.}$	-	-	0.45	V
Output High Voltage		V_{OH1}	$I_{OH}=-2.5mA, V_{CC} = V_{CC} \text{ min.}$	2.4	-	-	V
Low V_{CC} Lock-Out Voltage		V_{LKO}		3.2	-	3.7	V

Notes (1) \overline{CE} above are accessed through $\overline{CE}1-4$. These inputs must be operated simultaneously for 32 bit operation, in pairs in 16 bit mode and singly for 8 bit mode.


Capacitance ($T_A=25^\circ\text{C}$, $f=1\text{MHz}$)

Parameter		Symbol	Test Condition	typ	max	Unit
Input Capacitance	Address, $\overline{\text{OE}}$, $\overline{\text{WE}}$	C_{IN1}	$V_{\text{IN}}=0\text{V}$	-	35	pF
	Other pins	C_{IN2}	$V_{\text{IN}}=0\text{V}$	-	14	pF
Output Capacitance	32 bit	C_{OUT32}	$V_{\text{OUT}}=0\text{V}$	-	54	pF

Note: These parameters are calculated, not measured.

AC Test Conditions

- * Input pulse levels : 0.0V to 3.0V
- * Input rise and fall times : 5 ns
- * Input and output timing reference levels : 1.5V
- * VCC = 5V +/- 10%
- * Module tested in 32 bit mode



AC OPERATING CONDITIONS**Read Cycle**

<i>Parameter</i>	<i>Symbol</i>	70			90			Unit
		min	typ	max	min	typ	max	
Read Cycle Time	tRC	70	-	-	90	-	-	ns
Address to output delay	tACC	-	-	70	-	-	90	ns
Chip enable to output	tCE	-	-	70	-	-	90	ns
Output enable to output	tOE	-	-	30	-	-	35	ns
Output enable to output High Z	tDF	-	-	20	-	-	20	ns
Output hold time from address	tOH	0	-	-	0	-	-	ns
\overline{CE} or \overline{OE} whichever occurs first								

<i>Parameter</i>	<i>Symbol</i>	120			Unit
		min	typ	max	
Read Cycle Time	tRC	120	-	-	ns
Address to output delay	tACC	-	-	120	ns
Chip enable to output	tCE	-	-	120	ns
Output enable to output	tOE	-	-	50	ns
Output enable to output High Z	tDF	-	-	30	ns
Output hold time from address	tOH	0	-	-	ns
\overline{CE} or \overline{OE} whichever occurs first					

Write/Erase/Program

<i>Parameter</i>	<i>Symbol</i>	min	70 typ	max	min	90 typ	max	unit
Write Cycle time ⁽²⁾	t_{WC}	70	-	-	90	-	-	ns
Address Setup time	t_{AS}	0	-	-	0	-	-	ns
Address Hold time	t_{AH}	45	-	-	45	-	-	ns
Data Setup Time	t_{DS}	30	-	-	45	-	-	ns
Data hold Time	t_{DH}	0	-	-	0	-	-	ns
Output Enable Setup Time	t_{OES}	0	-	-	0	-	-	ns
Read Recover before Write	t_{GHWL}	0	-	-	0	-	-	ns
\overline{CE} setup time	t_{CE}	0	-	-	0	-	-	ns
\overline{CE} hold time	t_{CH}	0	-	-	0	-	-	ns
\overline{WE} Pulse Width	t_{WP}	35	-	-	45	-	-	ns
\overline{WE} Pulse Width High	t_{WPH}	20	-	-	20	-	-	ns
Byte Programming operation	t_{WHWH1}	-	14	-	-	14	-	μs
Sector Erase operation ⁽¹⁾	t_{WHWH2}	-	1	30	-	1	30	sec
Vcc setup time ⁽²⁾	t_{VCS}	50	-	-	50	-	-	μs

<i>Parameter</i>	<i>Symbol</i>	min	120 typ	max	unit
Write Cycle time ⁽²⁾	t_{WC}	120	-	-	ns
Address Setup time	t_{AS}	0	-	-	ns
Address Hold time	t_{AH}	50	-	-	ns
Data Setup Time	t_{DS}	50	-	-	ns
Data hold Time	t_{DH}	0	-	-	ns
Output Enable Setup Time	t_{OES}	0	-	-	ns
Read Recover before Write	t_{GHWL}	0	-	-	ns
\overline{CE} setup time	t_{CE}	0	-	-	ns
\overline{CE} hold time	t_{CH}	0	-	-	ns
\overline{WE} Pulse Width	t_{WP}	50	-	-	ns
\overline{WE} Pulse Width High	t_{WPH}	20	-	-	ns
Byte Programming operation	t_{WHWH1}	-	14	-	μs
Sector Erase operation ⁽¹⁾	t_{WHWH2}	-	1	30	sec
Vcc setup time ⁽²⁾	t_{VCS}	50	-	-	μs

Notes: (1) This does not include the preprogramming time.

(2) Not 100% tested.


Write/Erase/Program Alternate CE controlled Writes								
Parameter	Symbol	min	70 typ	max	min	90 typ	max	unit
Write Cycle time ⁽²⁾	t_{WC}	70	-	-	90	-	-	ns
Address Setup time	t_{AS}	0	-	-	0	-	-	ns
Address Hold time	t_{AH}	45	-	-	45	-	-	ns
Data Setup Time	t_{DS}	30	-	-	45	-	-	ns
Data hold Time	t_{DH}	0	-	-	0	-	-	ns
Output Enable Setup Time	t_{OES}	0	-	-	0	-	-	ns
Read Recover before Write	t_{GHEL}	0	-	-	0	-	-	ns
WE setup time	t_{WS}	0	-	-	0	-	-	ns
WE hold time	t_{WH}	0	-	-	0	-	-	ns
CE Pulse Width	t_{CP}	35	-	-	45	-	-	ns
CE Pulse Width High	t_{CPH}	20	-	-	20	-	-	ns
Programming operation	t_{WHWH1}	-	14	-	-	14	-	us
Sector Erase operation ⁽¹⁾	t_{WHWH2}	-	1	30	-	1	30	sec
Vcc setup time ⁽²⁾	t_{VCS}	-	50	-	-	50	-	us

Parameter	Symbol	min	120 typ	max	unit
Write Cycle time ⁽²⁾	t_{WC}	120	-	-	ns
Address Setup time	t_{AS}	0	-	-	ns
Address Hold time	t_{AH}	50	-	-	ns
Data Setup Time	t_{DS}	50	-	-	ns
Data hold Time	t_{DH}	0	-	-	ns
Output Enable Setup Time	t_{OES}	0	-	-	ns
Read Recover before Write	t_{GHEL}	0	-	-	ns
WE setup time	t_{WS}	0	-	-	ns
WE hold time	t_{WH}	0	-	-	ns
CE Pulse Width	t_{CP}	50	-	-	ns
CE Pulse Width High	t_{CPH}	20	-	-	ns
Programming operation	t_{WHWH1}	-	14	-	us
Sector Erase operation ⁽¹⁾	t_{WHWH2}	-	1	30	sec
Vcc setup time ⁽²⁾	t_{VCS}	-	50	-	us


Note: (1) Does not include pre-programming time.

(2) Not 100% tested.

AC Waveforms for Read Operation




AC Waveforms Program



Notes:

1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. DQ7 is the out put of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.


A.C Waveforms - Alternate CE controlled Program operation timings




NOTES:

1. PA is address of memory location to be programmed.
2. PD is data to be programmed at byte address.
3. DQ7 is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

AC Waveforms for Data Polling During Embedded Algorithm Operations




AC Waveforms for Toggle Bit During Embedded Algorithm Operations




* DQ6 stops toggling (the device has completed the embedded operations)

AC Waveforms Chip / Sector Erase




NOTES:


1. SA is the address for sector erase. Addresses = don't care for Chip Erase.

EMBEDDED PROGRAMMING ALGORITHM


Program Command Sequence (Address /Command)




EMBEDDED ERASE ALGORITHM




Chip Erase Command Sequence
(Address/Command):




Individual Sector/Multiple Sector
Erase Command Sequence
(Address/Command):



DATA POLLING ALGORITHM**NOTE:**

1. DQ7 is rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.
2. VA = Byte address for programming.
 = Any of the sector addresses within the sector being erased during sector erase operation
 = XXXXXH during chip erase

TOGGLE BIT ALGORITHM**NOTES:**

1. DQ6 is rechecked even if DQ5 = 1 because DQ6 may stop toggling at the same time as DQ5 changing to "1".

DEVICE OPERATION

The following description deals with the device operating in 8 bit mode accessed through $\overline{CE}1$, however status flag definitions shown apply equally to the corresponding flag for each device in the module.

Read Mode

The device has two control functions which must be satisfied in order to obtain data at the outputs
 $\overline{CE}1$ -4 is the power control and should be used for device selection
 \overline{OE} is the output control and should be used to gate data to the output pins if the device is selected.

Standby Mode

Two standby modes are available :

CMOS standby : $\overline{CE}1$ -4 held at $V_{CC} \pm 0.5V$

TTL standby : $\overline{CE}1$ -4 held at V_{IH}

In the standby mode the outputs are in a high impedance state independent of the \overline{OE} input. If the device is deselected during erasure or programming the device will draw active current until the operation is completed.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify the die manufacturer and type. This mode is intended for use by programming equipment. This mode is functional over the full temperature range. The autoselect codes for the first device are as follows :

Type	A14-A16	A1	A0	Code (HEX)	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacture Code	X	V_{IL}	V_{IL}	01H	0	0	0	0	0	0	0	1
Device Code	X	V_{IL}	V_{IH}	20H	0	0	1	0	0	0	0	0
Sector Protection	Sector Address	V_{IL}	V_{IL}	01H*	0	0	0	0	0	0	0	1

* Outputs 01H at protected sector address

To activate this mode the programming equipment must force V_{ID} on address A9 . Two identifier bytes may then be sequenced from each die device outputs by toggling A0 from V_{IL} to V_{IH} . All addresses are don't care apart from A1 & A0. All identifiers for manufacturer and device will exhibit odd parity with D7 defined as the parity bit. In order to read the proper device codes when executing the autoselect A1 must be V_{IL} .

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The register is a latch used to store the commands along with the address and data information required to execute the command. The command register is written by bringing $\overline{WE}/\overline{WE}1$ -4 to V_{IL} while $\overline{CE}1$ -4 is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of $\overline{WE}/\overline{WE}1$ -4 while data is latched on the rising edge.

COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. The following table defines these register command sequences.

Command Sequence Read/Reset	Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	3	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	3	5555H	AAH	2AAAH	55H	5555H	90H	XX00H/ XX01H	01H/20H				
Byte Program	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD				
Chip Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H

NOTES:

1. Address bit A15=X=Don't care.
2. Address bit A16=X=Don't care for all address commands except for Program Address (PA) and Sector Address (SA).
3. RA=Address of the memory location to be read.
PA=Address of memory location to be programmed. Addresses are latched on the falling edge of the WE pulse .
SA=Address of the sector to be erased. The combination of A16, A15 and A14 will uniquely select any sector.
4. RD=Data read from location RA during read operation.
PD=Data to be programmed at location PA. Data is latched on the rising edge of WE

Read / Reset Command

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

Sector Protection

The device features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 8). The sector protect feature is enabled using programming equipment at the users site. The device is shipped with all sectors unprotected.

It is also possible to determine if a sector is protected in the system by writing the autoselect command. Performing a read operation at XX02H , where the higher order addresses (A14, A15, A16) is the desired sector address, will produce a Logical '1' at DQ0 for a protected sector.

Sector Address Table

	A16	A15	A14	Address Range
SA0	0	0	0	00000h-03FFFh
SA1	0	0	1	04000h-07FFFh
SA2	0	1	0	08000h-0BFFFh
SA3	0	1	1	0C000h-0FFFFh
SA4	1	0	0	10000h-13FFFh
SA5	1	0	1	14000h-17FFFh
SA6	1	1	0	18000h-1BFFFh
SA7	1	1	1	1C000h-1FFFFh

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target systems. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally a desired system design practice.

The device contains an autoselect operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 01H. A read cycle from address XX01H returns the device code 20H. All manufacturer and device codes will exhibit odd parity with the MSB (D7) defined as the parity bit.

Furthermore, the write protect status of sectors can be read in this mode, scanning the sector addresses (A14, A15 & A16) while (A1, A0) = (1, 0) will produce a logical '1' at device output DQ0 for a protected sector.

To terminate the operation, it is necessary to write the read/reset command sequence into the register.

Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycle. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of WE/WE1-4 or CE1-4, whichever happens later, while the data are latched on the rising edge of WE/WE1-4 or CE1-4 whichever happens first. The rising edge of WE/WE1-4 or CE1-4 begins programming. Upon executing the Embedded Program Algorithm Command sequence the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. The automatic programming operation is completed when the data on D7 is equivalent to data written to this bit (see written Operations Status) at which time the device returns to read mode. Data Polling must be performed at the memory location which is being programmed.

Programming is allowed in any address sequence and across sector boundaries.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase doesn't require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The systems is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on D7 is "1" (See Written Operation Section) at which time the device returns to read the mode.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "Set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of WE, while the command (30H) is latched on the rising edge of WE. A time-out of 80us from the rising edge of the last sector erase command will initiate the sector erase command(s).

Multiple sectors may be erased concurrently by writing the six bus cycle operations as described above. This sequence is followed with writes of the sector erase command to addresses in other sectors required to be concurrently erased. A time-out of 80us from the rising edge of the WE pulse for the last sector erase command will initiate the sector erase. If another sector erase command is written within the 80us time-out window the timer is reset. Any command other than sector erase within the time-out window will reset the device to the read mode, ignoring the previous command string (refer to Write Operation Status section for Sector Erase Timer operation). Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 7).

Sector erase doesn't require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 80us time-out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on D7 is "1" (see Written Operation Status Section) at which time the device returns to read mode. Data polling must be preformed at an address within any of the sectors being erased.

Operating Modes

The following modes are used to control the device.

OPERATION	CE	OE	WE	A0	A1	A9	I/O
Auto-Select Manufacturer Code	L	L	H	L	L	V _{ID}	Code
Auto Select Device Code	L	L	H	H	L	V _{ID}	Code
Read ⁽¹⁾	L	L	X	A0	A1	A9	D _{OUT}
Standby	H	X	X	X	X	X	High Z
Output Disable	L	H	H	X	X	X	High Z
Write	L	H	L	A0	A1	A9	Din
Verify Sector Protect	L	L	H	L	H	V _{ID}	Code

1) L=V_{IL}, H=V_{IH}, X=Don't Care

WRITE OPERATIONS STATUS

HARDWARE SEQUENCE FLAGS

	STATUS	D7	D6	D5	D3	D2-D0
In Progress	Byte program in Embedded Program Algorithm	DQ ₇	Toggle	0	0	Reserved for Future use
	Embedded Erase Algorithm	0	Toggle	0	1	
Exceeded Time Limits	Byte program in Embedded Program Algorithm	DQ ₇	Toggle	1	0	Reserved for Future use
	Program/Erase in Embedded Erase Algorithm	0	Toggle	1	1	

D7 Data Polling

The device features Data Polling as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During the Embedded Programming Algorithm, an attempt to read the device will produce complement data of the data last written to D7. Upon completion of the Embedded Programming Algorithm an attempt to read the device will produce the true data last written to D7.

During the Embedded Erase Algorithm, D7 will be "0" until the erase operation is completed. Upon completion data at D7 is "1". For chip erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. For sector erase, Data Polling is valid after the last rising edge of the sector erase WE pulse.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out.

D₆ Toggle Bit

The device also features the "toggle bit" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read data from the device will result in D6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, D6 will stop toggling and valid data will be read out on the next successive attempt. During programming, the Toggle bit is valid after the rising edge of the forth WE pulse in the four write pulse sequence. For chip erase, the Toggle bit is valid after the last rising edge of the sixth WE pulse in the sixth write pulse sequence. For Sector erase, the Toggle Bit is valid after the last rising edge of the sector erase WE pulse. The Toggle Bit is active during the sector erase time-out.

D₅ Exceeding Time Limits

D₅ will indicate if the program or erase time has exceeded the specified limits. Under these conditions D₅ will produce "1", indicating the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2mA). The \overline{OE} and \overline{WE} pins will control the output disable functions. The D5 failure condition may also appear if the user tries to program a non blank location without erasing. In this case the device locks out and never completes the embedded algorithm operation. Hence the system never reads a valid data on D7 and D6 never stops toggling. Once the device has exceeded timing limits, the D5 bit will indicate '1'

D₃ Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. D3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit indicates the device has been written with a valid erase command, D3 may be used to determine if the sector erase timer window is still open. If D3 is high the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit. If D3 is low, the device will accept additional sector erase commands. To insure the command has been accepted, the software should check the status of D3 prior to and following each subsequent sector erase command. If D3 were high on the second status check, the command may not have been accepted.

DATA PROTECTION

The device is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the internal state machine in the Read mode. Also, with its controls register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from V_{CC} power up and power down transitions or system noise.

Low V_{CC} Write Inhibit

To avoid initiation of a write cycle during V_{CC} power up and power down, a write cycle is locked out for $V_{CC} < V_{LKO}$. If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO} . It is usually correct to prevent unintentional writes when $V_{CC} > V_{LKO}$.

Write Pulse "Glitch" Protection

Noise pulses of less than 5ns (typical) on \overline{OE} , \overline{CE} , \overline{WE} will not initiate a write cycle

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE}=V_{IL}$, $\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be logical zero while \overline{OE} is a logical one.

Power Up Write Inhibit

Power-up of the device with $\overline{WE}=\overline{CE}=V_{IL}$ and $\overline{OE}=V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

Sector Protect

Sectors of the device may be hardware protected at the users factory. The protection circuitry will disable both program and erase functions for the protected sector(s). Requests to program or erase a protected sector will be ignored by the device.



ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min	Typ	Max		
Sector Erase Time	-	1 (Note 1)	30	sec	Excludes 00H programming prior to erasure.
Byte Programming Time	-	14 (Note 1)	1000	us	Excludes System-level overhead.
Chip Programming Time	-	1.8 (Note 1)	12.5	sec	Excludes system-level overhead.
Chip Erase Time	-	8 (Note 1)	120	sec	Exclude 00H programming prior to erase

Notes: (1) 25°C, 5V V_{CC} , 100,000 cycles.

Version 'A' Pin Definition


Version 'A' Block Diagram



Package Information

Dimensions in mm(inches)

Plastic 68 Pin JEDEC Surface mount PLCC



Ordering Information

PUMA 68F4006AM-70E

	Speed	70 = 70 ns
		90 = 90 ns
		12 = 120 ns
	Temp. range/screening	Blank = Commercial Temperature
		I = Industrial Temperature
		M = Military Temperature
	Special Features	Blank = Single WE
		A = WE1-4
	Organisation	4006 = 128K x 32, user configurable as 256K x 16 and 512K x 8
	Memory Type	F = FLASH
	Package	PUMA 68 = 68 pin "J" Leaded PLCC

NOTE: The E variant is designated to parts with extended Erase/Write Cycle Endurance (100,000 Min.). If not specified when ordered only a Erase/Write Cycle Endurance of 10,000 Minimum can be guaranteed.

Soldering Recommendations

Bake

As specified on product packaging

If not specified HMPLtd recommend a minimum bake of 6 hours duration @ 125C if parts have been exposed to the atmosphere for 24hrs or more

Soldering

Must not exceed

VPR 215 - 219C, 60 secs

IR / Convection

Ramp rate 6C/sec max

Temp maintained at 125C, 120secs max

Temp exceeding 183C, 120-180secs

Time at max temp 10-40secs

Max temp 220 +5/-0 C

Ramp down -6C/sec max

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Products are subject to a constant process of development. Data may be changed at any time without notice.

Products are not authorised for use as critical components in life support devices or systems without the express written approval of a company director