# P4C148, P4C149 **ULTRA HIGH SPEED 1K x 4** STATIC CMOS RAMS (SCRAMS) 7-46-23-08

#### **FEATURES**

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times) - 10/12/15/20/25 ns (Commercial)
- Low Power operation (Commercial)
  - 715 mW Active
- 550 mW Active
- 15/20/25
- 127 mW Standby (TTL Input) P4C148
- 55 mW Standby (CMOS Input) P4C148
- Single 5V±10% Power Supply

■ Two Options

50F D

- P4C148 Low Power Standby Mode
- P4C149 Fast Chip Select Control
- **■** Common Input/Output Ports
- Three-State Output
- **Fully TTL Compatible Inputs and Outputs**
- Produced with PACE II Technology™
- Standard Pinout (JEDEC Approved)
  - 18-Pin 300 mil DiP

### DESCRIPTION

The P4C148 and P4C149 are 4,096-bit ultra high-speed static RAMs organized as 1K x 4. Both devices have common input/output ports. The P4C148 enter the standby mode when the chip enable (CE) goes HIGH; with CMOS input levels, power consumption is extremely low in this mode. The P4C149 features a fast chip select capability using CS. The CMOS memories require no clocks or refreshing, and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single 5V ± 10% tolerance power supply.


Access times as fast as 10 nanoseconds are available, permitting greatly enhanced system operating speeds.

CMOS is used to reduce power consumption when active; for the P4C148, consumption is further reduced in the standby mode. The P4C148 and P4C149 are members of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies. The P4C148 and P4C149 are manufactured with PACE II Technology.


The P4C148 and P4C149 are available in 18-pin 300 mil DIP packages providing excellent board level densities.

\*For a fan-in/fan-out of 4 at 85°C junction temperature and 5.0V supply.

# **FUNCTIONAL BLOCK DIAGRAM**



# PIN CONFIGURATIONS



Means Quality, Service and Speed

P4C148, P4C149

# MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
v <sub>∞</sub>	Power Supply Pin with Respect to GND	-0.5 to +7	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V <sub>∞</sub> +0.5	٧
T <sub>A</sub>	Operating Temperature	-55 to +125	°C

1523 Tel 01

T_	4	6-	2	3-	90

Symbol	Parameter	Value	Unit
TBIAS	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
l <sub>out</sub>	DC Output Current	50	mA

----

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade <sup>(2)</sup>	Ambient Temperature	GND	V <sub>cc</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

1523 TH 03

# DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter	Test Conditions	P40	148	P40	Unit	
	gen and the		Min	Max	Min	Max	]
V <sub>H</sub>	Input High Voltage	N.	2.2	V <sub>cc</sub> +0.5	2.2	V <sub>cc</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>(3)</sup>	0.8	-0.5 <sup>(3)</sup>	0.8	V
V <sub>±</sub> C	CMOS Input High Voltage		V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V <sub>cc</sub> 0.2	V <sub>∞</sub> +0.5	.V
٧٢٥	CMOS Input Low Voltage		-0.5 <sup>(3)</sup>	0.2	-0.5 <sup>(3)</sup>	0.2	٧
V <sub>CD</sub>	Input Clamp Diode Voltage	V <sub>cc</sub> = Min., I <sub>IN</sub> = −18 mA		-1.2		-1.2	V
V <sub>oL</sub>	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}.$		0.4		0.4	٧
V <sub>OLC</sub>	Output Low Voltage (CMOS Load)	$I_{OLC} = +100 \mu A, V_{CC} = Min.$		0.2		0.2	٧
V <sub>OH</sub>	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min.}$	2.4		2.4		V
V <sub>OHC</sub>	Output High Voltage (CMOS Load)	$I_{OHC} = -100 \mu\text{A},  V_{CC} = \text{Min}.$	V <sub>cc</sub> -0.2		V <sub>cc</sub> -0.2		٧
l <sub>u</sub>	Input Leakage Current	V <sub>cc</sub> = Max. V <sub>IN</sub> = GND to V <sub>cc</sub>	-5	+5	<b>-</b> 5	+5	μА
اره	Output Leakage Current	$V_{cc} = Max., \overline{CE} = V_{iH},$ $V_{OUT} = GND \text{ to } V_{cc}$	-5	+5	-5	+5	μА

1523 TH 04

#### .Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Transient inputs with V<sub>ii</sub> and I<sub>ii</sub> not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20ns.

P4C148, P4C149

CAPACITANCES(4)

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$ 

T-46-23-08

Symbol	Parameter	Conditions	Тур.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF

Symbol	Parameter	Conditions	Тур.	Unit
Cout	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF
				1523 TH 06

Note:

# **POWER DISSIPATION CHARACTERISTICS**

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter	Test Conditions	P40	C148	P40	Unit		
- <b>,</b>				Min	Max	Min	Max	
Icc	Dynamic Operating Current – 10, 12	V <sub>cc</sub> = Max., f = Max., Outputs Open	Com'l.	_	130	_	130	mA
I <sub>cc</sub>	Dynamic Operating Current - 15, 20, 25	V <sub>cc</sub> = Max., f = Max., Outputs Open	Com'l.		100	_	100	mA
I <sub>SB</sub>	Standby Power Supply Current (TTL Input Levels)	CE ≥ V <sub>H</sub> , V <sub>cc</sub> = Max., f = Max., Outputs Open	Com'l.	_	23		n/a	mA
l <sub>sB1</sub>	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \ge V_{HC}$ , $V_{CC} = Max.$ , f = 0, Outputs Open, $V_{IN} \le V_{LC}$ or $V_{IN} \ge V_{HC}$	Com'l.	· · ·	10	_	n/a	mA

n/a = Not Applicable

1523 Tbl 07

<sup>4.</sup> This parameter is sampled and not 100% tested.

P4C148, P4C149

# **AC CHARACTERISTICS—READ CYCLE**

T-46-23-08


(V<sub>cc</sub> = 5V ± 10%, All Temperature Ranges)(2)

Parameter	-1	0	-1	12	-1	5	-2	20	-25			
Falameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	10		12		15		20		25		ns	
Address Access Time		10		12		15		20		25	ns	
Chip Enable Access Time (P4C148)		10		12		15		20		25	ns	
Chip Select Access Time (P4C149)		8		10		12		14		15	ns	
Output Hold from Address Change	3		3		3		3	-	3		ns	
Chip Enable to Output in Low Z	1		. 1		1		1		2		ns	
Chip Disable to Output in High Z		4		5		6		8		10	ns	
Read Command Setup Time	0		0		0		0		0	É	ns	
Read Command Hold Time	0		0		0		0		0		ns	
Chip Enable to Power Up Time	0	j	0		0		0		0		ns	
Chip Disable to Power Down Time		10		12		15		20		25	ns	
	Address Access Time Chip Enable Access Time (P4C148) Chip Select Access Time (P4C149) Output Hold from Address Change Chip Enable to Output in Low Z Chip Disable to Output in High Z Read Command Setup Time Read Command Hold Time Chip Enable to Power Up Time Chip Disable to	Min Read Cycle Time 10 Address Access Time Chip Enable Access Time (P4C148) Chip Select Access Time (P4C149) Output Hold from Address Change Chip Enable to Output in Low Z Chip Disable to Output in High Z Read Command Setup Time Read Command Hold Time Chip Enable to Opwer Up Time Chip Disable to	Read Cycle Time 10  Address Access 10 Time Chip Enable Access Time (P4C148) Chip Select Access Time (P4C149) Output Hold from Address Change Chip Enable to Output in Low Z Chip Disable to Output in High Z Read Command Setup Time Read Command Hold Time Chip Enable to Opwer Up Time Chip Disable to Opwer Up Time Chip Disable to Opwer Up Time Chip Disable to Opwer Up Time	Min Max Min  Read Cycle Time 10 12  Address Access 10 10  Time Chip Enable Access 10 10  Chip Select Access Time (P4C149)  Output Hold from Address Change Chip Enable to Output in Low Z  Chip Disable to Output in High Z  Read Command Setup Time Pacad Command Hold Time Chip Enable to Opower Up Time Chip Disable to 10	Min   Max   Min   Max	Min   Max   Min   Max   Min   Min   Max	Min   Max   Min   Max   Min   Max	Min   Max   Min	Min   Max   Min   Max   Min   Max   Min   Max   Min   Max	Min   Max   Min	Min   Max   Min	


P4C148

1513 Ttd 10

# TIMING WAVEFORM OF READ CYCLE NO. 1 (5)



#### TIMING WAVEFORM OF READ CYCLE NO. 2 (6)



#### Notes:

- 5. CE is LOW and WE is HIGH for READ cycle.
- WE is HIGH, and address must be valid prior to or coincident with CE transition LOW.
- 7. Transition is measured ±200mV from steady state voltage prior to
- change with specified loading in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.

<sup>\*</sup> Chip Select/Deselect for P4C149 only

# **AC CHARACTERISTICS—WRITE CYCLE**


 $(V_{cc} = 5V \pm 10\%, All Temperature Ranges)^{(2)}$ 

1-46-23-0	8
-----------	---

Ο		-1	0	-1	2	-1	5	-2	.O		25	Unit
Sym.	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
twc	Write Cycle Time	10		12		15		20		25		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	8		10		12		16		20		ns
t <sub>AW</sub>	Address Valid to End of Write	8		10		12		16		20		ns
t <sub>AS</sub>	Address Set-up Time	0		0		0		0		0		ns
twp	Write Pulse Width	8		10		12		16	11.4	20		ns
t <sub>ah</sub>	Address Hold Time from End of Write	0		0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	5		6		7		9		12		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		5		6		7		7		8	ns
t <sub>ow</sub>	Output Active from End of Write	0		0		0		0		0		ns

1513 Tti 11


#### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (9)



- ÖE and WE must be LOW for WRITE cycle.


  10. If CE goes HIGH simultaneously with WE HIGH, the output remains
- in a high impedance state.

  11. Write Cycle Time is measured from the last valid address to the first transition address.
- 12. Transition is measured ±200mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE/CS CONTROLLED) (9)

T-46-23-08



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2
	1523 Tbi 00

# TRUTH TABLE

P4C148 (P4C149)

Mode	CE/CS	WE	Output	Power Standby* Active	
Standby*	Н	X	High Z		
Read	L	Н	D <sub>out</sub>		
Write L		L	High Z	Active	

<sup>\*</sup> For the P4C149, Power is Active in Deselect Mode.




Figure 1. Output Load





Figure 2. Thevenin Equivalent

# Note:

Because of the ultra-high speed of the P4C148 and P4C149, care must be taken when testing these devices; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $\rm V_{cc}$  and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between  $V_{\rm cc}$  and ground. To avoid signal reflections, proper termination must be used; for example, a  $50\Omega$ test environment should be terminated into a  $50\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a  $116\Omega$  resistor must be used in series with  $D_{out}$  to match 166 $\Omega$  (Thevenin Resistance).

<sup>\*</sup> including scope and test fixture.





ss = Speed (access/cycle time in ns), e.g., 10, 15

= Package code, i.e., P, D.

= Temperature range, i.e., C.

# **PACKAGE SUFFIX**

Package Suffix	Description	
Р	Plastic DIP, 300 mil wide standard	
D	CERDIP, 300 mil wide standard	

1523 Tel 10

# **TEMPERATURE RANGE SUFFIX**

Temperature Range Suffix	Description		
С	Commercial Temperature Range, 0°C to +70°C.		
М	Military Temperature Range, -55°C to +125°C.		
MB	Mil. Temp. with MIL-STD-883D Class B compliance		

1523 TH 11

# **SELECTION GUIDE**

The P4C148 and P4C149 are available in the following temperature, speed and package options.

Temperature Range	Speed (ns) Package	10	12	15	20	25
Commercial	Plastic DIP CERDIP	-10PC N/A	-12PC -12DC	-15PC -15DC	-20PC -20DC	-25PC -25DC
Military Temp.	CERDIP	N/A	N/A	N/A	N/A	N/A
Military Processed*	CERDIP	N/A	N/A	N/A	N/A	N/A

1523 Tbi 12

\* Military temperature range with MIL-STD-883 Revision D, Class B processing. N/A = Not available