

# M5M4C1000P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10476 D

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

## DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the  $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode are available.

## FEATURES


Type name	$\overline{\text{RAS}}$ access time (max. ns)	$\overline{\text{CAS}}$ access time (max. ns)	Address access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M4C1000J-10 P L	100	25	50	190	300
M5M4C1000J-12 P L	120	30	55	220	250
M5M4C1000J-15 P L	150	40	70	260	200

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single  $5V \pm 10\%$  supply
- Low standby power dissipation  
5.5mW (Max) . . . . . CMOS Input level
- Low operating power dissipation  
M5M4C1000P, J, L-10 . . . . . 413mW (Max)  
M5M4C1000P, J, L-12 . . . . . 358mW (Max)  
M5M4C1000P, J, L-15 . . . . . 303mW (Max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-Modify-write,  $\overline{\text{RAS}}$ -only-Refresh, Fast-Page-Mode capabilities
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- $\overline{\text{CAS}}$  controlled output allows hidden refresh
- Wide  $\overline{\text{RAS}}$  low pulse width for  
Fast-Page-Mode . . . . . 100 $\mu$ s Max


## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


## PIN CONFIGURATION (TOP VIEW)



Outline 18P4Y (DIP)



Outline 26P0J (SOJ)



Outline 20P5L (ZIP)


**FUNCTION**

The M5M4C1000P, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast-page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Output	Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open



## FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

T-46-23-15

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rated	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-5mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-10		10	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ 6.5, Other input pins = 0V	-10		10	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4)	M5M4C1000-10	RAS, CAS cycling		75	mA
		M5M4C1000-12	t <sub>RO</sub> =t <sub>WC</sub> =min, output open		65	
		M5M4C1000-15			55	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , standby	RAS=CAS=V <sub>IH</sub> , output open		2	mA	
		RAS=CAS ≥ V <sub>CC</sub> -0.5, output open		1		
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3)	M5M4C1000-10	RAS cycling, CAS=V <sub>IH</sub>		75	mA
		M5M4C1000-12	t <sub>RO</sub> =min, output open		65	
		M5M4C1000-15			55	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Fast page mode (Note 3, 4)	M5M4C1000-10	RAS=V <sub>IL</sub> , CAS=cycling		65	mA
		M5M4C1000-12	t <sub>PC</sub> =min, output open		55	
		M5M4C1000-15			45	
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	M5M4C1000-10	CAS before RAS refresh cycling		75	mA
		M5M4C1000-12	t <sub>RO</sub> =min, output open		65	
		M5M4C1000-15			55	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub>, I<sub>CC4(AV)</sub> and I<sub>CC6(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.

### CAPACITANCE (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs	V <sub>I</sub> =V <sub>SS</sub> f=1MHz V <sub>I</sub> =25mVrms			6	pF
C <sub>I(D)</sub>	Input capacitance, data input				5	pF
C <sub>I(W)</sub>	Input capacitance, write control input				7	pF
C <sub>I(RAS)</sub>	Input capacitance, RAS input				7	pF
C <sub>I(CAS)</sub>	Input capacitance, CAS input				7	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> =V <sub>SS</sub> , f=1MHz, V <sub>I</sub> =25mVrms			7	pF

**SWITCHING CHARACTERISTICS** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ , unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
$t_{OAC}$	Access time from $\overline{CAS}$ (Note 6, 7)		25		30		40	ns
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 6, 8)		100		120		150	ns
$t_{CAA}$	Column address access time (Note 6, 9)		50		55		70	ns
$t_{CPA}$	Access time from $\overline{CAS}$ precharge (Note 6, 10)		55		60		75	ns
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 11)	0	20	0	25	0	30	ns

- Note 5: An initial pause of 600 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles before proper device operation is achieved. Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods of  $\overline{RAS}$  inactivity before proper device operation is achieved.
- 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 7: Assume that  $t_{RCD(max)} \leq t_{RCD}$  and  $t_{RAD(max)} \geq t_{RAD}$ .
- 8: Assume that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ .
- 9: Assume that  $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$  and  $t_{RCD} \geq t_{RCD(max)}$ .
- 10: Assume that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 11:  $t_{OFF(max)}$  define the time at which the output achieves the high impedance state ( $I_{OUT} \leq \pm 10\mu\text{A}$ ) and are not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)**

( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ , unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		8		8		8	ms
$t_{RP}$	$\overline{RAS}$ high pulse width	80		90		100		ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	20	75	25	90	30	110	ns
$t_{CRP}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 15)	10		10		10		ns
$t_{CPN}$	$\overline{CAS}$ high pulse width (Note 16)	25		30		35		ns
$t_{RAD}$	Column address delay time from $\overline{RAS}$ low (Note 17)	15	50	20	65	25	80	ns
$t_{ASR}$	Row address setup time before $\overline{RAS}$ low	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ low (Note 18)	0	20	0	20	0	25	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$ low	10		15		20		ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low or $\overline{W}$ low	20		20		25		ns
$t_{AR}$	Column address hold time after $\overline{RAS}$ low	95		110		135		ns
$t_T$	Transition time (Note 19)	3	50	3	50	3	50	ns

- Note 12: The timing requirements are assumed  $t_T = 6\text{ns}$ .
- 13:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.
- 14:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAC}$  and  $t_{CAA}$  as shown in note 7, 9.
- 15:  $t_{CRP}$  requirement is applicable for all  $\overline{RAS}/\overline{CAS}$  cycles.
- 16:  $t_{CPN(min)}$  is specified as  $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)} - t_T$  except for  $t_{CP}$  of fast page mode cycle.
- 17:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.
- 18:  $t_{ASC(max)}$  is specified as a reference point only of address access time.
- 19:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

T-46-23-15

**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	190		220		260		ns
t <sub>RAS</sub>	RAS low pulse width	100	10000	120	10000	150	10000	ns
t <sub>CAS</sub>	CAS low pulse width	25	10000	30	10000	40	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	100		120		150		ns
t <sub>RSH</sub>	RAS hold time after CAS low	25		30		40		ns
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns
t <sub>RCH</sub>	Read hold time after CAS high (Note 20)	0		0		0		ns
t <sub>RRH</sub>	Read hold time after RAS high (Note 20)	10		10		10		ns
t <sub>RAL</sub>	Column address to RAS setup time	50		55		70		ns
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 20: Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

**Write Cycle**

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	190		220		260		ns
t <sub>RAS</sub>	RAS low pulse width	100	10000	120	10000	150	10000	ns
t <sub>CAS</sub>	CAS low pulse width	25	10000	30	10000	40	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	100		120		150		ns
t <sub>RSH</sub>	RAS hold time after CAS low	25		30		40		ns
t <sub>WCS</sub>	Write setup time before CAS low (Note 23)	-5		-5		-5		ns
t <sub>WCH</sub>	Write hold time after CAS low	20		25		30		ns
t <sub>WCR</sub>	Write hold time after RAS low	95		115		140		ns
t <sub>WP</sub>	Write pulse width	20		25		30		ns
t <sub>DS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after CAS low	20		25		30		ns
t <sub>DHR</sub>	Data hold time after RAS low	95		115		140		ns

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
t <sub>RWC</sub>	Read-Write cycle time (Note 21)	200		255		300		ns
t <sub>RMWC</sub>	Read-Modify-Write cycle time (Note 22)	220		255		300		ns
t <sub>RAS</sub>	RAS low pulse width	130	10000	155	10000	190	10000	ns
t <sub>CAS</sub>	CAS low pulse width	55	10000	65	10000	80	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	130		155		190		ns
t <sub>RSH</sub>	RAS hold time after CAS low	55		65		80		ns
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns
t <sub>CWD</sub>	Delay time, CAS low to write low (Note 23)	25		30		40		ns
t <sub>RWD</sub>	Delay time, RAS low to write low (Note 23)	100		120		150		ns
t <sub>CWL</sub>	CAS hold time after write low	25		30		35		ns
t <sub>RWL</sub>	RAS hold time after write low	25		30		35		ns
t <sub>WP</sub>	Write pulse width	20		25		30		ns
t <sub>DS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after write low	20		25		30		ns
t <sub>AWD</sub>	Delay time, address to write low (Note 23)	50		55		70		ns

Note 21: t<sub>RWC</sub> is specified as t<sub>RWC</sub>(min) = t<sub>RC</sub>(max) + t<sub>CWD</sub>(min) + t<sub>RWL</sub>(min) + t<sub>RP</sub>(min) + 3t<sub>r</sub>.

Note 22: t<sub>RMWC</sub> is specified as t<sub>RMWC</sub>(min) = t<sub>RAC</sub>(max) + t<sub>RWL</sub>(min) + t<sub>RP</sub>(min) + 3t<sub>r</sub>.

Note 23: t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> do not define the limits of operation, but are included as electrical characteristics only.

Note 23: t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> do not define the limits of operation, but are included as electrical characteristics only. When t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min), an early-write cycle is performed, and the data output keeps the high-impedance state. When t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min), a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until CAS goes back to V<sub>IH</sub>) is indeterminate.

**Fast Page Mode Cycle (Read, Early Write, Read-Write Read-Modify-Write Cycles)**

Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Fast Page mode cycle time	60		65		80		ns
t <sub>RWPC</sub>	Fast Page mode R/W, R/M/W cycle time	90		100		120		ns
t <sub>RAS</sub>	RAS low pulse width for read, write cycle	160	100000	185	100000	230	100000	ns
t <sub>CAS</sub>	CAS low pulse width for read cycle	25	10000	30	10000	40	10000	ns
t <sub>CP</sub>	CAS high pulse width (Note 24)	15	25	15	25	20	30	ns
t <sub>RSH</sub>	RAS hold time after CAS low	25		30		40		ns

Note 24: t<sub>CP</sub>(max) is specified as a reference point only. If t<sub>CP</sub>(max) ≤ t<sub>CP</sub>, access time is assumed by t<sub>CAC</sub>.

**CAS before RAS Refresh Cycle (Note 25)**


Symbol	Parameter	Limits						Unit
		M5M4C1000-10		M5M4C1000-12		M5M4C1000-15		
		Min	Max	Min	Max	Min	Max	
t <sub>OSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	20		25		30		ns
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns

Note 25: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.

T-46-23-15


**Timing Diagrams (Note 26)**

**Read Cycle**



Note 26  Indicates the don't care input.

### Write Cycle (Early write)






**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

T-46-23-15


**Read-Write, Read-Modify-Write Cycle**



**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**


T-46-23-15

**RAS-only Refresh Cycle (Note 27)**



Note 27:  $\bar{W}, D = \text{don't care}, A_9 \text{ may be } V_{IH} \text{ or } V_{IL}$


**CAS before RAS Refresh Cycle (Note 28)**



Note 28:  $\bar{W}, D = \text{don't care}$

T-46-23-15


Hidden Refresh Cycle



## FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

T-46-23-15


### Fast-Page-Mode Read Cycle



**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

**Fast-Page-Mode Early Write Cycle**

T-46-23-15



## FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

T-46-23-15

### Fast-Page-Mode Read-Write, Read-Modify-Write Cycle

