

Document No.	853-0085
ECN No.	95748
Date of issue	February 4, 1989
Status	Product Specification
FAST Products	

FAST 74F653, 74F654

Transceivers/Registers

*F653 Octal Transceiver/Register, Inverting (3-state +Open Collector)

*F654 Octal Transceiver/Register, Non-Inverting (3-state +Open Collector)

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F653	90MHz	140mA
74F654	90MHz	140mA

FEATURES

- High impedance NPN base inputs for reduced loading (70 μ A in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- 3-state outputs (B_0 - B_7) or Open-Collector outputs (A_0 - A_7)

DESCRIPTION

The 74F653 and 74F654 Transceivers/Registers consist of bus transceiver circuits with 3-state (B_0 - B_7) or open collector (A_0 - A_7) outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management.

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Cerdip (300mil)	N74F653F, N74F654F


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A_0 - A_7	A inputs	1.0/0.033	20 μ A/20 μ A
B_0 - B_7	B inputs	3.5/0.116	70 μ A/70 μ A
CPAB	A-to-B clock input	1.0/0.033	20 μ A/20 μ A
CPBA	B-to-A clock input	1.0/0.033	20 μ A/20 μ A
SAB	A-to-B select input	1.0/0.033	20 μ A/20 μ A
SBA	B-to-A select input	1.0/0.033	20 μ A/20 μ A
OEAB	A-to-B output enable input	1.0/0.033	20 μ A/20 μ A
OEBA	B-to-A output enable input	1.0/0.033	20 μ A/20 μ A
A_0 - A_7	A outputs	OC /106.7	OC /64mA
B_0 - B_7	B outputs	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.
OC=Open Collector


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Transceivers/Registers

FAST 74F653, 74F654


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/EC)



The following examples demonstrate the four fundamental bus-management functions that can be performed with the

'F653 and 'F654. The select pins determine whether data is stored or transferred through the device in real time.

The output enable pins determine the direction of the data flow.



Transceivers/Registers

FAST 74F653, 74F654

FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE	
OEAB	OEBA	CPAB	CPBA	SAB	SBA	A _n	B _n	'F653	'F654
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B data	Isolation Store A and B data
L	H	↑	↑	X	X	Input	Input	Store A, Hold B	Store A, Hold B
X	H	↑	H or L	X	X	Input	Unspecified*	Store A, Hold B	Store A, Hold B
H	H	↑	↑	L	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	↑	X	X	Unspecified*	Input	Hold A, Store B	Hold A, Store B
L	L	↑	↑	X	L	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real time $\bar{B}$ data to A bus Stored $\bar{B}$ data to A bus	Real time B data to A bus Stored B data to A bus
L	L	X	H or L	X	H	Output	Input		
H	H	X	X	L	X	Input	Output	Real time $\bar{A}$ data to B bus Stored $\bar{A}$ data to B bus	Real time A data to B bus Stored A data to B bus
H	H	H or L	X	H	X	Input	Output		
H	L	H or L	H or L	H	H	Output	Output	Stored $\bar{A}$ data to B bus Stored $\bar{B}$ data to A bus	Stored A data to B bus Stored B data to A bus

H= High voltage level


L= Low voltage level

*= The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

↑ = Low-to-High clock transition

X=Don't care

LOGIC DIAGRAM



Transceivers/Registers

FAST 74F653, 74F654

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to $+V_{CC}$	V
I_{OUT}	Current applied to output in Low output state	128	mA
T_A	Operating free-air temperature range	0 to +70	°C
T_{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			Min	Nom	Max	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _H	High-level input voltage		2.0			V
V _L	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				-18	mA
V _{OH}	High-level output voltage	A ₀ - A ₇			4.5	V
I _{OH}	High-level output current	B ₀ - B ₇			-3	mA
					-15	mA
I _{OL}	Low-level output current				64	mA
T _A	Operating free-air temperature range		0		70	°C

Transceivers/Registers

FAST 74F653, 74F654

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
I _{OH}	High-level output current	A ₀ -A ₇	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, V _{OH} =MAX					250	μA
V _{OH}	High-level output voltage	B ₀ -B ₇	V _{CC} = MIN, V _{IL} = MAX V _{IH} = MIN,	I _{OH} =-3mA	±10%V _{CC}	2.4			V
					±5%V _{CC}	2.7	3.3		V
				I _{OH} =-15mA	±10%V _{CC}	2.0			V
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX V _{IH} = MIN,	I _{OL} =MAX	±10%V _{CC}			0.55	V
					±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I _I	Input current at maximum input voltage	others	V _{CC} = 0.0V, V _I = 7.0V					100	μA
		A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = 5.5V, V _I = 5.5V					1	mA
I _{IH}	High-level input current	OEAB, OEBA, CPAB, CPBA	V _{CC} = MAX, V _I = 2.7V					20	μA
I _{IL}	Low-level input current	SAB, SBA A ₀ -A ₇	V _{CC} = MAX, V _I = 0.5V					-20	μA
I _{IH} +I _{OZH}	Off-state current High-level voltage applied	B ₀ -B ₇	V _{CC} = MAX, V _O = 2.7V					70	μA
I _{IL} +I _{OZL}	Off-state current Low-level voltage applied		V _{CC} = MAX, V _O = 0.5V					-70	μA
I _{OS}	Short-circuit output current ³	B ₀ -B ₇	V _{CC} = MAX			-100		-225	mA
I _{CC}	Supply current (total)	I _{CCH}	V _{CC} = MAX				110 140 ⁴	160 185 ⁴	mA
		I _{CCL}					140 160 ⁴	210 240 ⁴	mA
		I _{CCZ}					130	175	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- These values are for worst case only. Worst case is defined as all (16) I/O pins selected as outputs. When using worst case conditions thermal mounting is required.

Transceivers/Registers

FAST 74F653, 74F654

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER		TEST CONDITION	74F653, 74F654					UNIT
				$T_A = +25^{\circ}\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
				Min	Typ	Max	Min	Max	
t_{MAX}	Maximum clock frequency	$A_0\text{-}A_7$	Waveform 1	55	70		45		MHz
		$B_0\text{-}B_7$		100	115		85		
t_{PLH} t_{PHL}	Propagation delay CPBA to A_n		Waveform 1	6.0 6.0	14.5 8.0	19.0 11.0	5.5 5.5	21.0 11.5	ns
t_{PLH} t_{PHL}	Propagation delay CPAB to B_n		Waveform 1	5.5 5.5	7.5 8.0	10.5 10.5	5.0 5.5	12.0 12.0	ns
t_{PLH} t_{PHL}	Propagation delay B_n to A_n		Waveform 3, 4	4.5 4.5	14.0 7.0	18.5 10.0	4.0 4.0	20.0 10.5	ns
t_{PLH} t_{PHL}	Propagation delay A_n to B_n		Waveform 3, 4	4.0 4.0	6.0 6.5	9.5 9.5	3.5 4.0	11.0 10.0	ns
t_{PLH} t_{PHL}	Propagation delay SBA to A_n		Waveform 3, 4	5.0 5.0	15.0 7.5	18.5 10.5	4.5 4.5	21.5 11.5	ns
t_{PLH} t_{PHL}	Propagation delay SAB to B_n		Waveform 3, 4	5.0 5.0	7.0 7.0	10.0 10.0	4.5 4.5	12.0 10.5	ns
t_{PLH} t_{PHL}	Output Enable and Disable time OEBA to A_n		Waveform 2	6.5 6.5	16.0 10.0	20.0 12.5	6.0 6.0	23.0 14.0	ns
t_{PZH} t_{PZL}	Output Enable time OEAB to B_n		Waveform 8 Waveform 9	4.5 6.0	6.5 8.0	9.5 11.0	4.0 5.5	10.0 11.5	ns
t_{PHZ} t_{PLZ}	Output Disable time OEAB to B_n		Waveform 8 Waveform 9	6.5 6.0	9.5 9.0	13.0 12.0	6.0 5.5	14.5 14.5	ns

AC SETUP REQUIREMENTS


AC SETUP REQUIREMENTS								
SYMBOL	PARAMETER	TEST CONDITION	74F653, 74F654					UNIT
			$T_A = +25^{\circ}\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low A_n or B_n to CPAB or CPBA	Waveform 5	4.5 4.5			5.5 5.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low A_n or B_n to CPAB or CPBA	Waveform 5	0 0			0 0		ns
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low ¹ OEBA to OEAB or OEAB to OEBA	Waveform 6, 7	5.0 5.0			5.0 5.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 6, 7	0 0			0 0		ns
$t_w(\text{H})$ $t_w(\text{L})$	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.5			4.5 6.5		ns

Note : 1. Setup time is to protect against current surge caused by enabling 16 outputs (64mA per output) simultaneously.


Transceivers/Registers

FAST 74F653, 74F654


AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Enable and Disable Times for Open Collector Outputs




Waveform 3. Propagation Delay, An to Bn or Bn to An and SBA to An or SAB to Bn




Waveform 4. Propagation Delay, An to Bn or Bn to An and SBA to An or SAB to Bn




Waveform 5. Data Setup And Hold Times




Waveform 6. OEBA to OEAB Setup And Hold Times



Waveform 7. OEAB to OEBA Setup And Hold Times



Waveform 8. 3-State Output Enable Time To High Level And Output Disable Time From High Level




Waveform 9. 3-State Output Enable Time To Low Level And Output Disable Time From Low Level

NOTE: For all waveforms, $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.


TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS



NOTE:

When using Open-Collector parts, the value of the pull-up resistor greatly affects the value of the t_{PLH} . For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} up to 50% with only a slight increase in the t_{PHL} . However, if the value of the pull-up resistor is changed, the user must make certain that the total I_{OL} current through the resistor and the total I_{IL} 's of the receivers do not exceed the I_{OL} maximum specification.

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State and Open Collector Outputs

SWITCH POSITION


TEST	SWITCH
t_{PLZ} , t_{PZL}	closed
Open Collector	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



$V_M = 1.5V$
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_{TLH}	t_{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns