



Advance Information **PowerPC 603e™ RISC Microprocessor Hardware Specifications**

The PowerPC 603e microprocessor is an implementation of the PowerPC™ family of reduced instruction set computer (RISC) microprocessors. This document contains pertinent physical characteristics of the 603e. For functional characteristics of the processor, refer to the 603e user's manual.

This document contains the following topics:

Topic	Page
Section 1.1, "Overview"	2
Section 1.2, "Features"	2
Section 1.3, "General Parameters"	4
Section 1.4, "Electrical and Thermal Characteristics"	4
Section 1.5, "Pinout Diagrams"	14
Section 1.6, "Pinout Listings"	16
Section 1.7, "Package Descriptions"	20
Section 1.8, "System Design Information"	26
Section 1.9, "Ordering Information"	31
Appendix A, "General Handling Recommendations for the C4-CQFP Package"	32

In this document, the term "603e" is used as an abbreviation for the phrase, "PowerPC 603e Microprocessor." The PowerPC 603e microprocessors are available from Motorola as MPC603e and from IBM as PPC603e.

The PowerPC name, PowerPC logotype, PowerPC Architecture, PowerPC 603, and PowerPC 603e are trademarks of International Business Machines Corp. used by Motorola under license from International Business Machines Corp. This document contains information on a new product under development by Motorola and IBM. Motorola and IBM reserve the right to change or discontinue this product without notice.

© Motorola Inc. 1995

Instruction set and other portions © International Business Machines Corp. 1991–1995. All rights reserved.



MOTOROLA

■ 9006146 0001278 042 ■

1.1 Overview

The 603e is a low-power implementation of the PowerPC microprocessor family of reduced instruction set computer (RISC) microprocessors. The 603e implements the 32-bit portion of the PowerPC Architecture™ specification, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management mode that causes the functional units in the 603e to automatically enter a low-power mode when the functional units are idle without affecting operational performance, software execution, or any external hardware.

The 603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute out of order for increased performance; however, the 603e makes completion appear sequential.

The 603e integrates five execution units—an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store unit (LSU), and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with rapid execution times yield high efficiency and throughput for 603e-based systems. Most integer instructions execute in one clock cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603e provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches for instructions and data and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs and caches use a least-recently used (LRU) replacement algorithm. The 603e also supports block address translation through the use of two independent instruction and data block address translation (IBAT and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT translation takes priority.

The 603e has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603e interface protocol allows multiple masters to compete for system resources through a central external arbiter. The 603e provides a three-state coherency protocol that supports the exclusive, modified, and invalid cache states. This protocol is a compatible subset of the MESI (modified/exclusive/shared/invalid) four-state protocol and operates coherently in systems that contain four-state caches. The 603e supports single-beat and burst data transfers for memory accesses, and supports memory-mapped I/O.

The 603e uses an advanced, 3.3-V CMOS process technology and maintains full interface compatibility with TTL devices.

1.2 Features

This section describes details of the 603e's implementation of the PowerPC architecture. Major features of the 603e are as follows:

- High-performance, superscalar microprocessor
 - As many as three instructions issued and retired per clock
 - As many as five instructions in execution per clock

- Single-cycle execution for most instructions
- Pipelined FPU for all single-precision and most double-precision operations
- Five independent execution units and two register files
 - BPU featuring static branch prediction
 - A 32-bit IU
 - Fully IEEE 754-compliant FPU for both single- and double-precision operations
 - LSU for data transfer between data cache and GPRs and FPRs
 - SRU that executes condition register (CR), special-purpose register (SPR) instructions, and integer add/compare instructions
 - Thirty-two GPRs for integer operands
 - Thirty-two FPRs for single- or double-precision operands
- High instruction and data throughput
 - Zero-cycle branch capability (branch folding)
 - Programmable static branch prediction on unresolved conditional branches
 - Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
 - A six-entry instruction queue that provides lookahead capability
 - Independent pipelines with feed-forwarding that reduces data dependencies in hardware
 - 16-Kbyte data cache—four-way set-associative, physically addressed; LRU replacement algorithm
 - 16-Kbyte instruction cache—four-way set-associative, physically addressed; LRU replacement algorithm
 - Cache write-back or write-through operation programmable on a per page or per block basis
 - BPU that performs CR lookahead operations
 - Address translation facilities for 4-Kbyte page size, variable block size, and 256-Mbyte segment size
 - A 64-entry, two-way set-associative ITLB
 - A 64-entry, two-way set-associative DTLB
 - Four-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
 - Software table search operations and updates supported through fast trap mechanism
 - 52-bit virtual address; 32-bit physical address
- Facilities for enhanced system performance
 - A 32- or 64-bit split-transaction external data bus with burst transfers
 - Support for one-level address pipelining and out-of-order bus transactions
- Integrated power management
 - Low-power 3.3-volt design
 - Internal processor/bus clock multiplier that provides 1/1, 1.5/1, 2/1, 2.5/1, 3/1, 3.5/1, and 4/1 ratios
 - Three power saving modes: doze, nap, and sleep
 - Automatic dynamic power reduction when internal functional units are idle
- In-system testability and debugging features through JTAG boundary-scan capability

1.3 General Parameters

The following list provides a summary of the general parameters of the 603e.

Technology	0.5 μ CMOS (four-layer metal)
Die size	11.67 mm x 8.4 mm
Transistor count	2.6 million
Logic design	Fully-static
Package	Surface mount, 240-pin CQFP or 256-pin BGA
Power supply	3.3 $\pm$ 5% V dc

For ordering information, refer to Section 1.9, "Ordering Information."

1.4 Electrical and Thermal Characteristics

This section provides both the AC and DC electrical specifications and thermal characteristics for the 603e. The following specifications are preliminary and subject to change without notice.

1.4.1 DC Electrical Characteristics

Table 1 and Table 2 provide the absolute maximum rating and thermal characteristics for the 603e.

Table 1. Absolute Maximum Ratings

Characteristic	Symbol	Value	Unit
Supply voltage	V _{dd}	−0.3 to 4.0	V
Input voltage	V _{in}	−0.3 to 5.5	V
Storage temperature range	T _{stg}	−55 to 150	°C

Notes: 1. Functional operating conditions are given in AC and DC electrical specifications. Stresses beyond the absolute maximums listed may affect device reliability or cause permanent damage to the device.

2. **Caution:** Input voltage must not be greater than the supply voltage by more than 2.5 V at all times including during power-on reset.

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Rating
Motorola wire-bond CQFP package thermal resistance, junction-to-case (typical)	θ_{JC}	2.2	°C/W
IBM C4-CQFP package thermal resistance, junction-to-heat sink base	θ_{JS}	2.1	°C/W
IBM C4-CQFP package with cap thermal resistance, junction-to-heat sink base	θ_{JS}	2.8	°C/W
BGA package thermal resistance, junction-to-case	θ_{JS}	0.03	°C/W

Note: Refer to Section 1.8, "System Design Information," for more details about thermal management.

Table 3 provides the DC electrical characteristics for the 603e.

Table 3. DC Electrical Specifications

Vdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ T_J ≤ 105 °C

Characteristic	Symbol	Min	Max	Unit
Input high voltage (all inputs except SYSCLK)	V _{IH}	2.0	5.5	V
Input low voltage (all inputs except SYSCLK)	V _{IL}	GND	0.8	V
SYSCLK input high voltage	CV _{IH}	2.4	5.5	V
SYSCLK input low voltage	CV _{IL}	GND	0.4	V
Input leakage current, V _{in} = 3.465 V ¹	I _{in}	—	10	μA
V _{in} = 5.5 V ¹	I _{in}	—	245	μA
Hi-Z (off-state) leakage current, V _{in} = 3.465 V ¹	I _{TSI}	—	10	μA
V _{in} = 5.5 V ¹	I _{TSI}	—	245	μA
Output high voltage, I _{OH} = −9 mA	V _{OH}	2.4	—	V
Output low voltage, I _{OL} = 14 mA	V _{OL}	—	0.4	V
Capacitance, V _{in} = 0 V, f = 1 MHz ² (excludes TS, ABB, DBB, and ARTRY)	C _{in}	—	10.0	pF
Capacitance, V _{in} = 0 V, f = 1 MHz ² (for TS, ABB, DBB, and ARTRY)	C _{in}	—	15.0	pF

Notes: 1. Excludes test signals (LSSD_MODE, L1_TSTCLK, L2_TSTCLK, and JTAG signals).

2. Capacitance is periodically sampled rather than 100% tested.

Table 4 provides the power dissipation for the 603e.

Table 4. Power Dissipation

V_{dd} = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ T_J ≤ 105 °C

CPU Clock: SYSCLK	Processor (CPU) Frequency		Unit
	80 MHz	100 MHz	
Full-On Mode (DPM Enabled)			
1.5:1 Typical Max.	TBD	TBD	W
	TBD	TBD	W
2:1 Typical Max.	2.1	TBD	W
	3.0	TBD	W
2.5:1 Typical Max.	TBD	2.4	W
	TBD	3.5	W
3:1 Typical Max.	TBD	TBD	W
	TBD	TBD	W
3.5:1 Typical Max.	TBD	TBD	W
	TBD	TBD	W
4:1 Typical Max.	TBD	TBD	W
	TBD	TBD	W
Doze Mode ¹			
1.5:1 Typical	TBD	TBD	mW
2:1 Typical	1.5	TBD	mW
2.5:1 Typical	TBD	1.9	mW
3:1 Typical	TBD	TBD	mW
3.5:1 Typical	TBD	TBD	mW
4:1 Typical	TBD	TBD	mW
Nap Mode ¹			
1.5:1 Typical	TBD	TBD	mW
2:1 Typical	60	TBD	mW
2.5:1 Typical	TBD	116	mW
3:1 Typical	TBD	TBD	mW
3.5:1 Typical	TBD	TBD	mW
4:1 Typical	TBD	TBD	mW

Table 4. Power Dissipation (Continued)V_{dd} = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ T_J ≤ 105 °C

CPU Clock: SYSCLK	Processor (CPU) Frequency		Unit
	80 MHz	100 MHz	
Sleep Mode ¹			
1.5:1 Typical	TBD	TBD	mW
2:1 Typical	41	TBD	mW
2.5:1 Typical	TBD	103	mW
3:1 Typical	TBD	TBD	mW
3.5:1 Typical	TBD	TBD	mW
4:1 Typical	TBD	TBD	mW
Sleep Mode—PLL Disabled ¹			
1.5:1 Typical	TBD	TBD	mW
2:1 Typical	18	TBD	mW
2.5:1 Typical	TBD	26	mW
3:1 Typical	TBD	TBD	mW
3.5:1 Typical	TBD	TBD	mW
4:1 Typical	TBD	TBD	mW
Sleep Mode—PLL and SYSCLK Disabled ¹			
1.5:1 Typical	TBD	TBD	mW
2:1 Typical	TBD	TBD	mW
2.5:1 Typical	TBD	TBD	mW
3:1 Typical	TBD	TBD	mW
3.5:1 Typical	TBD	TBD	mW
4:1 Typical	TBD	TBD	mW

Note: 1. The values provided for this mode do not include pad driver power (OVDD) or analog supply power (AVDD). Worst-case AVDD = 15 mW.

1.4.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the 603e. These specifications are for 80 MHz and 100 MHz processor core frequencies. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL_CFG0–PLL_CFG3 signals. All timings are specified relative to the rising edge of SYSCLK.

1.4.2.1 Clock AC Specifications

Table 5 provides the clock AC timing specifications as defined in Figure 1.

Table 5. Clock AC Timing Specifications

Vdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ T_J ≤ 105 °C

Num	Characteristic	80 MHz		100 MHz		Unit	Notes
		Min	Max	Min	Max		
	Processor frequency	40	80	50	100	MHz	5
	VCO frequency	100	200	100	200	MHz	5
	SYSCLK (bus) frequency	16.67	66.67	16.67	66.67	MHz	
1	SYSCLK cycle time	15.0	60.0	15.0	60.0	ns	
2,3	SYSCLK rise and fall time	—	2.0	—	2.0	ns	1
4	SYSCLK duty cycle measured at 1.4 V	40.0	60.0	40.0	60.0	%	3
8	SYSCLK jitter	—	±150	—	±150	ps	2
9	603e internal PLL relock time	—	100	—	100	μs	3, 4

Notes:

1. Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4 V.
2. Cycle-to-cycle jitter, and is guaranteed by design.
3. Timing is guaranteed by design and characterization, and is not tested.
4. PLL relock time is the maximum amount of time required for PLL lock after a stable Vdd and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100 μs) during the power-on reset sequence.
5. **Caution:** The SYSCLK frequency and PLL_CFG0–PLL_CFG3 settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG0–PLL_CFG3 signal description in Section 1.8, "System Design Information," for valid PLL_CFG0–PLL_CFG3 settings, and to Section 1.9, "Ordering Information," for available frequencies and part numbers.




Figure 1. SYSCLK Input Timing Diagram

1.4.2.2 Input AC Specifications

Table 6 provides the input AC timing specifications for the 603e as defined in Figure 2 and Figure 3. These specifications are for 80 and 100 MHz processor core frequencies

Table 6. Input AC Timing Specifications

Vdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ T_J ≤ 105 °C

Num	Characteristic	80 MHz		100 MHz		Unit	Notes
		Min	Max	Min	Max		
10a	Address/data/transfer attribute inputs valid to SYSCLK (input setup)	3.0	—	2.5	—	ns	2
10b	All other inputs valid to SYSCLK (input setup)	5.0	—	4.5	—	ns	3
10c	Mode select inputs valid to $\overline{\text{HRESET}}$ (input setup) (for $\overline{\text{DRTRY}}$, $\overline{\text{QACK}}$ and $\overline{\text{TLBISYNC}}$)	8 * t _{sys}	—	8 * t _{sys}	—	ns	4, 5, 6, 7
11a	SYSCLK to address/data/transfer attribute inputs invalid (input hold)	1.0	—	1.0	—	ns	2
11b	SYSCLK to all other inputs invalid (input hold)	1.0	—	1.0	—	ns	3
11c	$\overline{\text{HRESET}}$ to mode select inputs invalid (input hold) (for $\overline{\text{DRTRY}}$, $\overline{\text{QACK}}$, and $\overline{\text{TLBISYNC}}$)	0	—	0	—	ns	4, 6, 7

Notes: 1. All input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input SYSCLK. Both input and output timings are measured at the pin. See Figure 2.

2. Address/data/transfer attribute input signals are composed of the following: A0–A31, AP0–AP3, TT0–TT4, TC0–TC1, TBST, TSIZ0–TSIZ2, $\overline{\text{GBL}}$, DH0–DH31, DL0–DL31, DP0–DP7.

3. All other input signals are composed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBW0, TA, DRTRY, TEA, DBDIS, $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, INT, SMI, MCP, TBEN, $\overline{\text{QACK}}$, $\overline{\text{TLBISYNC}}$.

4. The setup and hold time is with respect to the rising edge of $\overline{\text{HRESET}}$. See Figure 3.

5. t_{sys} is the period of the external clock (SYSCLK) in nanoseconds.

6. These values are guaranteed by design, and are not tested.

7. This specification is for configuration mode only. Also note that $\overline{\text{HRESET}}$ must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100 μs) during the power-on reset sequence.




Figure 2. Input Timing Diagram




Figure 3. Mode Select Input Timing Diagram

1.4.2.3 Output AC Specifications

Table 7 provides the output AC timing specifications for the 603e (shown in Figure 4). These specifications are for 80 and 100 MHz processor core frequencies.

Table 7. Output AC Timing Specifications

Vdd = 3.3 ± 5% V dc, GND = 0 V dc, CL = 50 pF, 0 ≤ TJ ≤ 105 °C

Num	Characteristic	80MHz		100MHz		Unit	Notes
		Min	Max	Min	Max		
12	SYSClk to output driven (output enable time)	1.0	—	1.0	—	ns	
13a	SYSClk to output valid (5.5 V to 0.8 V— TS, ABB, ARTRY, DBB)	—	11.0	—	10.0	ns	4
13b	SYSClk to output valid (TS, ABB, ARTRY, DBB)	—	10.0	—	9.0	ns	6
14a	SYSClk to output valid (5.5 V to 0.8 V— all except TS, ABB, ARTRY, DBB)	—	13.0	—	12.0	ns	4
14b	SYSClk to output valid (all except TS, ABB, ARTRY, DBB)	—	11.0	—	10.0	ns	6
15	SYSClk to output invalid (output hold)	1.5	—	1.5	—	ns	3
16	SYSClk to output high impedance (all except ARTRY, ABB, DBB)	—	9.5	—	8.5	ns	
17	SYSClk to ABB, DBB, high impedance after precharge	—	1.2	—	1.2	t _{sys}	5, 7
18	SYSClk to ARTRY high impedance before precharge	—	9.0	—	8.0	ns	
19	SYSClk to ARTRY precharge enable	0.2 • t _{sys} + 1.0	—	0.2 • t _{sys} + 1.0	—	ns	3, 5, 8
20	Maximum delay to ARTRY precharge	—	1.2	—	1.2	t _{sys}	5, 8

Table 7. Output AC Timing Specifications (Continued)

V_{dd} = 3.3 ± 5% V dc, GND = 0 V dc, C_L = 50 pF, 0 ≤ T_J ≤ 105 °C

Num	Characteristic	80MHz		100MHz		Unit	Notes
		Min	Max	Min	Max		
21	SYSClk to ARTRY high impedance after precharge	—	2.25	—	2.25	t _{sys}	5, 8

- Notes:**
1. All output specifications are measured from the 1.4 V of the rising edge of SYSClk to the TTL level (0.8 V or 2.0 V) of the signal in question. Both input and output timings are measured at the pin. See .
 2. All maximum timing specifications assume C_L = 50 pF.
 3. This minimum parameter assumes C_L = 0 pF.
 4. SYSClk to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external voltage from 5.5 V to 0.8 V instead of from V_{dd} to 0.8 V (5 V CMOS levels instead of 3.3 V CMOS levels).
 5. t_{sys} is the period of the external bus clock (SYSClk) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSClk to compute the actual time duration (in nanoseconds) of the parameter in question.
 6. Output signal transitions from GND to 2.0 V or V_{dd} to 0.8 V.
 7. Nominal precharge width for ABB and DBB is 0.5 t_{sysclk}.
 8. Nominal precharge width for ARTRY is 1.0 t_{sysclk}.




Figure 4. Output Timing Diagram

1.4.3 JTAG AC Timing Specifications

Table 8 provides the JTAG AC timing specifications.

Table 8. JTAG AC Timing Specifications (Independent of SYSCLK)

$V_{dd} = 3.3 \pm 5\% \text{ V dc}$, $GND = 0 \text{ V dc}$, $C_L = 50 \text{ pF}$, $0 \leq T_J \leq 105 \text{ }^\circ\text{C}$

Num	Characteristic	Min	Max	Unit	Notes
	TCK frequency of operation	0	16	MHz	
1	TCK cycle time	62.5	—	ns	
2	TCK clock pulse width measured at 1.4 V	25	—	ns	
3	TCK rise and fall times	0	3	ns	
4	$\overline{\text{TRST}}$ setup time to TCK rising edge	13	—	ns	1
5	$\overline{\text{TRST}}$ assert time	40	—	ns	
6	Boundary scan input data setup time	6	—	ns	2
7	Boundary scan input data hold time	27	—	ns	2
8	TCK to output data valid	4	25	ns	3
9	TCK to output high impedance	3	24	ns	3
10	TMS, TDI data setup time	0	—	ns	
11	TMS, TDI data hold time	25	—	ns	
12	TCK to TDO data valid	4	24	ns	
13	TCK to TDO high impedance	3	15	ns	

Notes: 1. $\overline{\text{TRST}}$ is an asynchronous signal. The setup time is for test purposes only.

2. Non-test signal input timing with respect to TCK.

3. Non-test signal output timing with respect to TCK.

Figure 5 provides the JTAG clock input timing diagram.




Figure 5. Clock Input Timing Diagram

Figure 6 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 6. $\overline{\text{TRST}}$ Timing Diagram

Figure 7 provides the boundary-scan timing diagram.




Figure 7. Boundary Scan Timing Diagram

Figure 8 provides the test access port timing diagram.





Figure 8. Test Access Port Timing Diagram

1.5 Pinout Diagrams

The following sections contain the pinout diagrams for the 603e. Note that the 603e is offered in both ceramic quad flat pack (CQFP) and ceramic ball grid array (BGA) packages.

1.5.1 Pinout Diagram for the 603e CQFP Package


Figure 9 contains the CQFP pin assignments for the 603e.



1.5.2 Pinout Diagram for the BGA Package

Figure 10 (in part A) shows the pinout of the BGA package as viewed from the top surface. Part B shows the side profile of the BGA package to indicate the direction of the top surface view.

Part A



Not to Scale

Part B




Figure 10. Pinout of the BGA Package as Viewed from the Top Surface

1.6 Pinout Listings

The following sections provide the pinout listings for the 603e CQFP and BGA packages.

1.6.1 Pinout Listing for the 603e CQFP Package

Table 9 provides the pinout listing for the 603e CQFP package.

Table 9. Pinout Listing for the PowerPC 603e CQFP Package

Signal Name	Pin Number	Active	I/O
A0–A31	179, 2, 178, 3, 176, 5, 175, 6, 174, 7, 170, 11, 169, 12, 168, 13, 166, 15, 165, 16, 164, 17, 160, 21, 159, 22, 158, 23, 151, 30, 144, 37	High	I/O
AACK	28	Low	Input
ABB	36	Low	I/O
AP0–AP3	231, 230, 227, 226	High	I/O
APE	218	Low	Output
ARTRY	32	Low	I/O
AVDD	209	High	Input
BG	27	Low	Input
BR	219	Low	Output
CI	237	Low	Output
CLK_OUT	221	—	Output
CKSTP_IN	215	Low	Input
CKSTP_OUT	216	Low	Output
CSE0–CSE1 ¹	225, 150	High	Output
DBB	145	Low	I/O
DBDIS	153	Low	Input
DBG	26	Low	Input
DBW0	25	Low	Input
DH0–DH31	115, 114, 113, 110, 109, 108, 99, 98, 97, 94, 93, 92, 91, 90, 89, 87, 85, 84, 83, 82, 81, 80, 78, 76, 75, 74, 73, 72, 71, 68, 67, 66	High	I/O
DL0–DL31	143, 141, 140, 139, 135, 134, 133, 131, 130, 129, 126, 125, 124, 123, 119, 118, 117, 107, 106, 105, 102, 101, 100, 51, 52, 55, 56, 57, 58, 62, 63, 64	High	I/O
DP0–DP7	38, 40, 41, 42, 46, 47, 48, 50	High	I/O
DPE	217	Low	Output
DRTRY	156	Low	Input

Table 9. Pinout Listing for the PowerPC 603e CQFP Package (Continued)

Signal Name	Pin Number	Active	I/O
$\overline{\text{GBL}}$	1	Low	I/O
GND	9, 19, 29, 39, 49, 65, 116, 132, 142, 152, 162, 172, 182, 206, 239	Low	Input
HRESET	214	Low	Input
INT	188	Low	Input
LSSD_MODE ²	205	Low	Input
L1_TSTCLK ²	204	—	Input
L2_TSTCLK ²	203	—	Input
$\overline{\text{MCP}}$	186	Low	Input
OGND	8, 18, 33, 43, 53, 60, 69, 77, 86, 95, 103, 111, 120, 127, 136, 146, 161, 171, 181, 193, 220, 228, 238	Low	Input
OVDD ³	10, 20, 35, 45, 54, 61, 70, 79, 88, 96, 104, 112, 121, 128, 138, 148, 163, 173, 183, 194, 222, 229, 240	High	Input
PLL_CFG0–PLL_CFG3	213, 211, 210, 208	High	Input
$\overline{\text{QACK}}$	235	Low	Input
$\overline{\text{QREQ}}$	31	Low	Output
$\overline{\text{RSRV}}$	232	Low	Output
SMI	187	Low	Input
$\overline{\text{SRESET}}$	189	Low	Input
SYSCLK	212	—	Input
$\overline{\text{TA}}$	155	Low	Input
TBEN	234	High	Input
TBST	192	Low	I/O
TC0–TC1	224, 223	High	Output
TCK	201	—	Input
TDI	199	High	Input
TDO	198	High	Output
TEA	154	Low	Input
TLBISYNC	233	Low	Input
TMS	200	High	Input
TRST	202	Low	Input
TSIZ0–TSIZ2	197, 196, 195	High	I/O
$\overline{\text{TS}}$	149	Low	I/O

Table 9. Pinout Listing for the PowerPC 603e CQFP Package (Continued)

Signal Name	Pin Number	Active	I/O
TT0–TT4	191, 190, 185, 184, 180	High	I/O
VDD ³	4, 14, 24, 34, 44, 59, 122, 137, 147, 157, 167, 177, 207	High	Input
WT	236	Low	Output

Notes:

1. There are two CSE signals in 603e—CSE0 and CSE1. The ~~XATS~~ signal in the PowerPC 603 microprocessor™ is replaced by the CSE1 signal in 603e.
2. These are test signals for factory use only and must be pulled up to VDD for normal machine operation.
3. OVDD inputs supply power to the I/O drivers and VDD inputs supply power to the processor core. Future members of the PowerPC 603 microprocessor family may use different OVDD and VDD input levels.

1.6.2 Pinout Listing for the BGA Package

Table 10 provides the pinout listing for the 603e BGA package.

Table 10. Pinout Listing for the BGA Package

Signal Name	Pin Number	Active	I/O
A0–A31	C16, E04, D13, F02, D14, G01, D15, E02, D16, D04, E13, GO2, E15, H01, E16, H02, F13, J01, F14, J02, F15, H03, F16, F04, G13, K01, G15, K02, H16, M01, J15, P01	High	I/O
AACK	L02	Low	Input
ABB	K04	Low	I/O
AP0–AP3	C01, B04, B03, B02	High	I/O
APE	A04	Low	Output
ARTRY	J04	Low	I/O
AVDD	A10	—	—
BG	L01	Low	Input
BR	B06	Low	Output
CI	E01	Low	Output
CKSTP_IN	D08	Low	Input
CKSTP_OUT	A06	Low	Output
CLK_OUT	D07	—	Output
CSE0–CSE1	B01, B05	High	Output
DBB	J14	Low	I/O
DBG	N01	Low	Input
DBDIS	H15	Low	Input
DBWO	G04	Low	Input

Table 10. Pinout Listing for the BGA Package (Continued)

Signal Name	Pin Number	Active	I/O
DH0–31	P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P09, N09, T10, R09, T09, P08, N08, R08, T08, N07, R07, T07, P06, N06, R06, T06, R05, N05, T05, T04	High	I/O
DL0–DL31	K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P03, N03, N04, R03, T01, T02, P04, T03, R04	High	I/O
DP0–DP7	M02, L03, N02, L04, R01, P02, M04, R02	High	I/O
DPE	A05	Low	Output
DRTRY	G16	Low	Input
GBL	F01	Low	I/O
GND	C05, C12, E03, E06, E08, E09, E11, E14, F05, F07, F10, F12, G06, G08, G09, G11, H05, H07, H10, H12, J05, J07, J10, J12, K06, K08, K09, K11, L05, L07, L10, L12, M03, M06, M08, M09, M11, M14, P05, P12	—	—
HRESET	A07	Low	Input
INT	B15	Low	Input
L1_TSTCLK ¹	D11	—	Input
L2_TSTCLK ¹	D12	—	Input
LSSD_MODE ¹	B10	Low	Input
MCP	C13	Low	Input
NC	B07, B08, C03, C06, C08, D05, D06, F03, H04, J16	Low	Input
OVDD	C07, E05, E07, E10, E12, G03, G05, G12, G14, K03, K05, K12, K14, M05, M07, M10, M12, P07, P10	—	—
PLL_CFG0–PLL_CFG3	A08, B09, A09, D09	High	Input
QACK	D03	Low	Input
QREQ	J03	Low	Output
RSRV	D01	Low	Output
SMI	A16	Low	Input
SRESET	B14	Low	Input
SYSCLK	C09	—	Input
TA	H14	Low	Input
TBEN	C02	High	Input
TBST	A14	Low	I/O
TC0–TC1	A02, A03	High	Output
TCK	C11	—	Input
TDI	A11	High	Input

Table 10. Pinout Listing for the BGA Package (Continued)

Signal Name	Pin Number	Active	I/O
TDO	A12	High	Output
TEA	H13	Low	Input
TLBISYNC	C04	Low	Input
TMS	B11	High	Input
TRST	C10	Low	Input
TS	J13	Low	I/O
TSIZ0–TSIZ2	A13, D10, B12	High	I/O
TT0–TT4	B13, A15, B16, C14, C15	High	I/O
WT	D02	Low	Output
VDD ²	F06, F08, F09, F11, G07, G10, H06, H08, H09, H11, J06, J08, J09, J11, K07, K10, L06, L08, L09, L11	—	—

Notes:

1. These are test signals for factory use only and must be pulled up to VDD for normal machine operation.
2. OVDD inputs supply power to the I/O drivers and VDD inputs supply power to the processor core. Future members of the 603 family may use different OVDD and VDD input levels.

1.7 Package Descriptions

The following sections provide the package parameters and the mechanical dimensions for the 603e. Note that the 603e is currently offered in two types of CQFP packages—the Motorola wire-bond CQFP and the IBM C4-CQFP, as well as a common ceramic ball grid array (BGA) package.

1.7.1 Motorola Wire-Bond CQFP Package Description

The following sections provide the package parameters and mechanical dimensions for the Motorola wire-bond CQFP package.


1.7.1.1 Package Parameters

The package parameters are as provided in the following list. The package type is 32 mm x 32 mm, 240-pin ceramic quad flat pack.

Package outline	32 mm x 32 mm
Interconnects	240
Pitch	0.5 mm

1.7.1.2 Mechanical Dimensions of the Motorola Wire-Bond CQFP Package

Figure 11 shows the mechanical dimensions for the wire-bond CQFP package.



*Not to scale

Figure 11. Mechanical Dimensions of the Motorola Wire-Bond CQFP Package

1.7.2 IBM C4-CQFP Package Description

The following sections provide the package parameters and mechanical dimensions for the IBM C4-CQFP package.

1.7.2.1 Package Parameters

The package parameters are as provided in the following list. The package type is 32 mm x 32 mm, 240-pin ceramic quad flat pack.

Package outline	32 mm x 32 mm
Interconnects	240
Pitch	0.5 mm
Lead plating	Ni Au
Solder joint	Sn/PB (10/90)
Lead encapsulation	Epoxy
Solder-bump encapsulation	Epoxy
Maximum module height	3.1 mm
Co-planarity specification	0.08 mm

Note: No solvent can be used with the C4-CQFP package. See Appendix A, “General Handling Recommendations for the C4-CQFP Package,” for details.

1.7.2.2 Mechanical Dimensions of the IBM C4-CQFP Package

Figure 12 shows the mechanical dimensions for the C4-CQFP package.




Figure 12. Mechanical Dimensions of the IBM C4-CQFP Package

1.7.3 BGA Package Description

The following sections provide the package parameters and mechanical dimensions for the Motorola and IBM BGA packages.

1.7.3.1 Package Parameters

The package parameters are as provided in the following list. The package type is 21 mm, 256-lead ceramic ball grid array (BGA).

Package outline	21 mm
Interconnects	255
Pitch	1.27 mm
Maximum module height	3.16 mm

1.7.3.2 Mechanical Dimensions of the BGA Package

Figure 13 provides the mechanical dimensions and bottom surface nomenclature of the Motorola and IBM BGA package.




Figure 13. Mechanical Dimensions and Bottom Surface Nomenclature of the BGA Package

1.8 System Design Information

This section provides electrical and thermal design recommendations for successful application of the 603e.

1.8.1 PLL Configuration

The 603e PLL is configured by the PLL_CFG0–PLL_CFG3 signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation.

Table 11. PowerPC 603e Microprocessor PLL Configuration

PLL_CFG 0–3	CPU Frequency in MHz (VCO Frequency in MHz)								
	CPU/ SYSCLK Ratio	Bus 16.6 MHz	Bus 20 MHz	Bus 25 MHz	Bus 33.3 MHz	Bus 40 MHz	Bus 50 MHz	Bus 60 MHz	Bus 66.6 MHz
00 00	1:1	—	—	—	—	—	—	60 (120)	66.6 (133)
0001	1:1	—	—	—	33.3 (133)	40 (160)	50 (200)	—	—
0010	1:1	16.6 (133)	20 (160)	25 (200)	—	—	—	—	—
0100	2:1	—	—	—	66.6 (133)	80 (160)	100 (200)	—	—
0101	2:1	33.3 (133)	40 (160)	50 (200)	—	—	—	—	—
0110	2.5:1	—	—	—	83.3 (166)	100 (200)	—	—	—
1000	3:1	—	—	75 (150)	100 (200)	—	—	—	—
1010	4:1	66.6 (133)	80 (160)	100 (200)	—	—	—	—	—
1100	1.5:1	—	—	—	—	—	75 (150)	90 (180)	100 (200)
1110	3.5:1	—	70 (140)	87.5 (175)	—	—	—	—	—
0011	PLL bypass								
1111	Clock off								

- Notes:**
1. Some PLL configurations may select bus, CPU, or VCO frequencies which are not supported; see Section 1.4.2.1, "Clock AC Specifications," for valid SYSCLK and VCO frequencies.
 2. In PLL bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only. **Note:** The AC timing specifications given in this document do not apply in PLL bypass mode.
 3. In clock-off mode, no clocking occurs inside the 603e regardless of the SYSCLK input.

1.8.2 PLL Power Supply Filtering

The AVdd power signal is provided on the 603e to provide power to the clock generation phase-lock loop. To ensure stability of the internal clock, the power supplied to the AVdd input signal should be filtered using a circuit similar to the one shown in Figure 14. The circuit should be placed as close as possible to the AVdd pin to ensure it filters out as much noise as possible.




Figure 14. PLL Power Supply Filter Circuit

1.8.3 Decoupling Recommendations

Due to the 603e's dynamic power management feature, large address and data buses, and high operating frequencies, the 603e can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the 603e system, and the 603e itself requires a clean, tightly regulated source of power. Therefore, it is strongly recommended that the system designer place at least one decoupling capacitor with a low ESR (effective series resistance) rating at each Vdd and OVdd pin of the 603e.

These capacitors should range in value from 220 pF to 10 μ F to provide both high- and low-frequency filtering, and should be placed as close as possible to their associated Vdd pin. Surface-mount tantulum or ceramic devices are preferred. It is also recommended that these decoupling capacitors receive their power from Vdd and GND power planes in the PCB, utilizing short traces to minimize inductance in the traces. Power and ground connections must be made to all external Vdd and GND pins of the 603e.

1.8.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to Vdd. Unused active high inputs should be connected to GND.

All NC (no-connect) signals must remain unconnected.

1.8.5 Thermal Management Information for the Motorola Package

This section provides a thermal management example for the 603e; this example is based on a typical desktop configuration using a 240 lead, 32 mm x 32 mm, Motorola wire-bond CQFP package. The heat sink used for this data is a pinfin configuration from Thermalloy, part number 2338.

1.8.5.1 Thermal Characteristics for the Motorola Wire-Bond CQFP Package

The thermal characteristics for a wire-bond CQFP package are as follows:

Thermal resistance (junction-to-case) = $R_{\theta_{jc}}$ or θ_{jc} = 2.2°C/Watt (junction-to-case)

1.8.5.2 Thermal Management Example

The following example is based on a typical desktop configuration using a Motorola wire-bond CQFP package. The heat sink used for this data is a pinfin heat sink #2338 attached to the wire-bond CQFP package with thermal grease.

Figure 10 provides a thermal management example for the Motorola CQFP package.




Figure 15. Motorola CQFP Thermal Management Example

The junction temperature can be calculated from the junction to ambient thermal resistance, as follows:

$$\text{Junction temperature: } T_j = T_a + R_{\theta_{ja}} * P$$

or

$$T_j = T_a + (R_{\theta_{jc}} + R_{cs} + R_{sa}) * P$$

Where:

T_a is the ambient temperature in the vicinity of the device

$R_{\theta_{ja}}$ is the junction-to-ambient thermal resistance

$R_{\theta_{jc}}$ is the junction-to-case thermal resistance of the device

R_{cs} is the case-to-heat sink thermal resistance of the interface material

R_{sa} is the heat sink-to-ambient thermal resistance

P is the power dissipated by the device

In this environment, it can be assumed that all the heat is dissipated to the ambient through the heat sink, so the junction-to-ambient thermal resistance is the sum of the resistances from the junction to the case, from the case to the heat sink, and from the heat sink to the ambient.

Note that verification of external thermal resistance and case temperature should be performed for each application. Thermal resistance can vary considerably due to many factors including degree of air turbulence.

For a power dissipation of 2.5 Watts in an ambient temperature of 40 °C at 1 m/sec with the heat sink measured above, the junction temperature of the device would be as follows:

$$T_j = T_a + R_{\theta ja} * P$$

$$T_j = 40\text{ °C} + (10\text{ °C/Watt} * 2.5\text{ Watts}) = 65\text{ °C}$$

which is well within the reliability limits of the device.

Notes: 1. Junction-to-ambient thermal resistance is based on measurements on single-sided printed circuit boards per SEMI (Semiconductor Equipment and Materials International) G38-87 in natural convection.

2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88 with the exception that the cold plate temperature is used for the case temperature.

The vendors who supply heat sinks are Aavid Engineering, IERC, Thermalloy, and Wakefield Engineering. Any of these vendors can supply heat sinks with sufficient thermal performance.

1.8.6 Thermal Management Information for the IBM C4-CQFP Package

This section provides a thermal management example for the 603e; this example is based on a typical desktop configuration using a 240-lead, 32 mm x 32 mm, IBM C4-CQFP package. The heat sink used for this data is a pinfin configuration from Thermalloy, part number 2338, and a flat aluminum plate with dimensions of 24 x 24 mm and 1.5 mm thickness.

1.8.6.1 Thermal Characteristics for the IBM C4-CQFP Package

The thermal characteristics for a C4-CQFP package are as follows:

Thermal resistance (junction to heat sink) = $R_{\theta js}$ or $\theta_{js} = 1.1\text{ °C/Watt}$ (junction to heat sink)

1.8.6.2 Thermal Management Example

The following example is based on a typical desktop configuration using an IBM C4-CQFP package. The heat sink used for this data is a pinfin heat sink #2338 attached to the C4-CQFP package with 2-stage epoxy.

The junction temperature can be calculated from the junction to ambient thermal resistance, as follows:

$$\text{Junction temperature} = T_j = T_a + R_{\theta ja} * P$$

or

$$T_j = T_a + (R_{\theta js} + R_{sa}) * P$$

Where:

T_a is the ambient temperature in the vicinity of the device

$R_{\theta ja}$ is the junction-to-ambient thermal resistance

$R_{\theta js}$ is the junction-to-heat sink thermal resistance

R_{sa} is the heat sink-to-ambient thermal resistance

P is the power dissipated by the device

Note: $R_{\theta_{js}}$ includes the resistance of a typical layer of thermal compound. If a lower conductivity material is used, its thermal resistance must be included.

In this environment, it can be assumed that all the heat is dissipated to the ambient through the heat sink, so the junction to ambient thermal resistance is the sum of the resistances from the junction to the heat sink and from the heat sink to the ambient.

Note that verification of external thermal resistance and case temperature should be performed for each application. Thermal resistance can vary considerably due to many factors including degree of air turbulence.

Figure 11 provides a thermal management example for the IBM C4-CQFP package.




Figure 16. IBM C4-CQFP Thermal Management Example

For a power dissipation of 2.5 Watts in an ambient temperature of 40 °C at 1 m/sec with the pinfin heat sink measured above, the junction temperature of the device would be as follows:

$$T_j = T_a + R_{\theta_{ja}} * P$$

$$T_j = 40\text{ °C} + (9.1\text{ °C/Watt} * 2.5\text{ Watts}) = 63\text{ °C}$$

which is well within the reliability limits of the device.

Notes: 1. Junction-to-ambient thermal resistance is based on modeling.

2. Junction-to-heat sink thermal resistance is based on measurements and model using thermal test chip and thermal couple which is placed on the base of the heat sink.

3. θ_{ja} is not measured for 0.25 m/sec convection for the pinfin.

The vendors who supply heat sinks are Aavid Engineering, Thermalloy, and Wakefield Engineering. Any of these vendors can supply heat sinks with sufficient thermal performance.

1.9 Ordering Information

This section provides the ordering information for the 603e. For other frequency combinations, temperature ranges, power supply tolerances, package types, etc., contact your local Motorola or IBM sales office.

Table 12. Ordering Information for the PowerPC 603e Microprocessor

Package Type		Maximum Processor Frequency	Maximum Bus Frequency	Part Numbers	
Motorola	IBM			Motorola	IBM
Wire-bond CQFP	C4-CQFP	100 MHz	66.67 MHz	MPC603EFE100LX	IBM25PPC603E-FX-100-X
		80 MHz	66.67 MHz	MPC603EFE80LX	IBM25PPC603E-FX-080-X
Ceramic Ball Grid Array (BGA)	Ceramic Ball Grid Array (BGA)	100 MHz	66.67 MHz	MPC603ERS100LX	IBM25PPC603E-BX-100-X
		80 MHz	66.67 MHz	MPC603ERS80LX	IBM25PPC603E-BX-080-X

1.9.1 Motorola Part Number Key

Figure 17 provides a detailed description of the Motorola part number for the 603e.




Figure 17. Motorola Part Number Key

1.9.2 IBM Part Number Key

Figure 16 provides the IBM part numbering nomenclature for the 603e.




Figure 18. IBM Part Number Key

Appendix A

General Handling Recommendations for the C4-CQFP Package

The following list provides a few guidelines for package handling:

- Handle the electrostatic discharge sensitive (ESD) package with care before, during, and after processing.
- Do not apply any load to exceed 3 Kg after assembly.
- Components should not be hot dip tinned
- The package encapsulation is an acrylated urethane. Use adequate ventilation (local exhaust) for all elevated temperature processes.

The package parameters are as follows:

Heat sink adhesive	AIEG-7655
IBM reference drawing	99F4869
Test socket	Yamaichi QFP-PO 0.5-240P
Signal	165
Power/ground	75
Total	240

A.1 Package Environmental, Operation, Shipment, and Storage Requirements

The environmental, operation, shipment, and storage requirements are as follows:

- Make sure that the package is suitable for continuous operation under business office environments.
 - Operating environment: 10 °C to 40 °C, 8% to 80% relative humidity
 - Storage environment: 1 °C to 60 °C, to 80% relative humidity
 - Shipping environment: 40 °C to 60 °C, 5% to 100% relative humidity
- This component is qualified to meet JEDEC moisture Class 2 of bag
 - After expiration of shelf life, packages may be baked at 120 °C (+10/–5 °C) for 4 hours minimum and packaged. Shelf life is as specified above.

A.2 Card Assembly Recommendations

This section provides recommendations for card assembly process. Follow these guidelines for card assembly.

- This component is supported for aqueous, IR, convection reflow, and vapor phase card assembly processes.
- The temperature of packages should not exceed 220 °C for longer than 5 minutes.
- The package entering a cleaning cycle must not be exposed to temperature greater than that occurring during solder reflow or hot air exposure.
- It is not recommended to re-attach a package that is removed after card assembly.

A.2.1 Card Assembly Process

During the card assembly process, no solvent can be used with the C4FP, and no more than 3 Kg of force must be applied normal to the top of the package prior to, during, or after card assembly. Other details of the card assembly process follow:

Solder paste	Either water soluble (for example, Alpha 1208) or no clean
Solder stencil thickness	0.152 mm
Solder stencil aperture	Width reduced to 0.03 mm from the board pad width
Placement tool	Panasonic MPA3 or equivalent
Solder reflow	Infrared, convection, or vapor phase
Solder reflow profile	Infrared and/or convection •Average ramp-up—0.48 to 1.8 °C/second •Time above 183 °C—45 to 145 seconds •Minimum lead temperature—200 °C •Maximum lead temperature—240 °C •Maximum C4FP temperature—245 °C Vapor phase •Preheat (board)—60 °C to 150 °C •Time above 183 °C—60 to 145 seconds •Minimum lead temperature—200 °C •Maximum C4FP temperature—220 °C •Egress temperature—below 150 °C
Clean after reflow	De-ionized (D.I.) water if water-soluble paste is used •Cleaner requirements—conveyorized, in-line •Minimum of four washing chambers —Pre-clean chamber: top and bottom sprays, minimum top-side pressure of 25 psig, water temperature of 70 °C minimum, dwell time of 24 seconds minimum, water is not re-used, water flow rate of 30 liters/minute. —Wash chamber #1: top and bottom sprays, minimum top-side pressure of 48 psig, minimum bottom-side pressure of 44 psig, water temperature of 62.5 °C (±2.5 °C), dwell time of 48 seconds minimum, water flow rate of 350 liters/minute. —Wash chamber #2: top and bottom sprays, minimum top-side pressure of 32 psig, minimum bottom-side pressure of 28 psig, water temperature of 72.5 °C (±2.5 °C), dwell time of 48 seconds minimum, water flow rate of 325 liters/minute. —Final rinse chamber: top and bottom sprays, minimum top-side pressure of 25 psig, water temperature of 72.5 °C minimum, dwell time of 24 seconds minimum, water flow rate of 30 liters/minute. •No cleaning required if “no clean solder paste” is used
Touch-up and repair	Water soluble (for example, Kester 450) or No Clean Flux
C4FP removal	Hot air rework
C4FP replace	Hand solder