

# MOS INTEGRATED CIRCUIT $\mu$ PD44324082, 44324092, 44324182, 44324362

### 36M-BIT DDRII SRAM 2-WORD BURST OPERATION

#### **Description**

The  $\mu$ PD44324082 is a 4,194,304-word by 8-bit, the  $\mu$ PD44324092 is a 4,194,304-word by 9-bit, the  $\mu$ PD44324182 is a 2,097,152-word by 18-bit and the  $\mu$ PD44324362 is a 1,048,576-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The  $\mu$ PD44324082,  $\mu$ PD44324092,  $\mu$ PD44324182 and  $\mu$ PD44324362 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

#### **Features**

- 1.8 ± 0.1 V power supply
- 165-pin PLASTIC BGA package (13 x 15)
- HSTL Interface
- DLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Common data input/output bus
- Two-tick burst for low DDR transaction size
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 1,024 cycles after clock is resumed.
- User programmable impedance output
- <R>
- Fast clock cycle time: 3.7 ns (270 MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz)
- Simple control logic for easy depth expansion
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

#### <R> Ordering Information

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44324082F5-E37-EQ2	3.7	270	4M x 8-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44324082F5-E40-EQ2	4.0	250				BGA (13 x 15)
μPD44324082F5-E50-EQ2	5.0	200	4M x 9-bit			
μPD44324092F5-E37-EQ2	3.7	270				
μPD44324092F5-E40-EQ2	4.0	250				
μPD44324092F5-E50-EQ2	5.0	200				
μPD44324182F5-E37-EQ2	3.7	270	2M x 18-bit			
μPD44324182F5-E40-EQ2	4.0	250				
μPD44324182F5-E50-EQ2	5.0	200				
μPD44324362F5-E37-EQ2	3.7	270	1M x 36-bit			
μPD44324362F5-E40-EQ2	4.0	250				
μPD44324362F5-E50-EQ2	5.0	200				
μPD44324082F5-E37-EQ2-A	3.7	270	4M x 8-bit			
μPD44324082F5-E40-EQ2-A	4.0	250				
μPD44324082F5-E50-EQ2-A	5.0	200				
μPD44324092F5-E37-EQ2-A	3.7	270	4M x 9-bit			
μPD44324092F5-E40-EQ2-A	4.0	250				
μPD44324092F5-E50-EQ2-A	5.0	200				
μPD44324182F5-E37-EQ2-A	3.7	270	2M x 18-bit			
μPD44324182F5-E40-EQ2-A	4.0	250	1			
μPD44324182F5-E50-EQ2-A	5.0	200				
μPD44324362F5-E37-EQ2-A	3.7	270	1M x 36-bit			
μPD44324362F5-E40-EQ2-A	4.0	250				
μPD44324362F5-E50-EQ2-A	5.0	200				

Remarks 1. QDR Consortium standard package size is 13 x 15 and 15 x 17.

The footprint is commonly used.

2. Products with -A at the end of the part number are lead-free products.



#### **Pin Configurations**

xxx# indicates active low signal.

# 165-pin PLASTIC BGA (13 x 15) (Top View) [μPD44324082F5-EQ2] [μPD44324082F5-EQ2-A]

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	<b>V</b> ss	A	R, W#	NW1#	K#	NC	LD#	A	A	CQ
В	NC	NC	NC	Α	NC	K	NW0#	Α	NC	NC	DQ3
С	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ4	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
F	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
G	NC	NC	DQ5	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	DQ1	NC
κ	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
L	NC	DQ6	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ0
M	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
N	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ7	Α	Α	С	Α	Α	NC	NC	NC
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ7 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load TCK : IEEE 1149.1 Clock input R, W# : Read Write input TDO : IEEE 1149.1 Test output NW0#, NW1# : Nibble Write data select  $V_{\mathsf{REF}}$ : HSTL input reference input

K, K# : Input clock  $V_{DD}$ : Power Supply C, C# : Output clock  $V_{DD}Q$ : Power Supply CQ, CQ# : Echo clock Vss : Ground ZQ NC : Output impedance matching : No connection

DLL# : DLL disable

#### Remarks 1. Refer to Package Drawing for the index mark.

**2.** 2A and 7A are expansion addresses: 2A for 72Mb and 7A for 144Mb. 2A of this product can also be used as NC.

#### 

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	<b>V</b> ss	A	R, W#	NC	K#	NC	LD#	A	A	CQ
В	NC	NC	NC	Α	NC	К	BW0#	Α	NC	NC	DQ4
С	NC	NC	NC	<b>V</b> ss	Α	Α	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ5	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ3
F	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
G	NC	NC	DQ6	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
Н	DLL#	VREF	VDDQ	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	DQ2	NC
κ	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
L	NC	DQ7	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ1
M	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
N	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ8	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

: Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ8 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load : IEEE 1149.1 Clock input TCK R, W# : Read Write input TDO : IEEE 1149.1 Test output BW0# : Byte Write data select : HSTL input reference input  $V_{\mathsf{REF}}$ K, K# : Input clock  $V_{DD}$ : Power Supply

C, C# : Output clock VDDQ : Power Supply
CQ, CQ# : Echo clock Vss : Ground
ZQ : Output impedance matching NC : No connection

DLL# : DLL disable

#### Remarks 1. Refer to Package Drawing for the index mark.

**2.** 2A and 7A are expansion addresses: 2A for 72Mb and 7A for 144Mb. 2A of this product can also be used as NC.

#### 

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	<b>V</b> ss	A	R, W#	BW1#	K#	NC	LD#	A	A	CQ
В	NC	DQ9	NC	Α	NC	K	BW0#	Α	NC	NC	DQ8
С	NC	NC	NC	<b>V</b> ss	Α	Α0	Α	<b>V</b> ss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ11	VDDQ	<b>V</b> ss	Vss	Vss	VDDQ	NC	NC	DQ6
F	NC	DQ12	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	DQ5
G	NC	NC	DQ13	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	NC
Н	DLL#	VREF	VDDQ	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	DQ4	NC
κ	NC	NC	DQ14	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	DQ3
L	NC	DQ15	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
M	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	DQ1	NC
N	NC	NC	DQ16	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	тмѕ	TDI

A0, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ17 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load : IEEE 1149.1 Clock input TCK R, W# : Read Write input TDO : IEEE 1149.1 Test output : Byte Write data select : HSTL input reference input BW0#, BW1#  $V_{\mathsf{REF}}$ 

K, K# : Input clock  $V_{DD}$ : Power Supply C, C# : Output clock  $V_{DD}Q$ : Power Supply : Echo clock Vss : Ground CQ, CQ# ZQ : Output impedance matching NC : No connection

DLL# : DLL disable

#### Remarks 1. Refer to Package Drawing for the index mark.

**2.** 2A and 7A are expansion addresses: 2A for 72Mb and 7A for 144Mb. 2A of this product can also be used as NC.

#### 165-pin PLASTIC BGA (13 x 15) (Top View) [μPD44324362F5-EQ2] [μPD44324362F5-EQ2-A]

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	<b>V</b> ss	A	R, W#	BW2#	K#	BW1#	LD#	A	Vss	CQ
В	NC	DQ27	DQ18	Α	BW3#	K	BW0#	Α	NC	NC	DQ8
С	NC	NC	DQ28	Vss	Α	Α0	Α	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Ε	NC	NC	DQ20	VDDQ	Vss	Vss	Vss	VDDQ	NC	DQ15	DQ6
F	NC	DQ30	DQ21	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	DQ5
G	NC	DQ31	DQ22	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	DQ14
н	DLL#	VREF	V <sub>DD</sub> Q	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	DQ32	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	DQ13	DQ4
κ	NC	NC	DQ23	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	DQ12	DQ3
L	NC	DQ33	DQ24	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
M	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
N	NC	DQ35	DQ25	Vss	Α	Α	Α	Vss	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	TMS	TDI

A0, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ35 : Data inputs / outputs TDI : IEEE 1149.1 Test input LD# : Synchronous load : IEEE 1149.1 Clock input TCK R, W# : Read Write input TDO : IEEE 1149.1 Test output : Byte Write data select : HSTL input reference input BW0# to BW3#  $V_{\mathsf{REF}}$ 

K, K# : Input clock  $V_{DD}$ : Power Supply C, C# : Output clock  $V_{DD}Q$ : Power Supply CQ, CQ# : Echo clock Vss : Ground ZQ : Output impedance matching NC : No connection

DLL# : DLL disable

#### Remarks 1. Refer to Package Drawing for the index mark.

**2.** 2A and 10A are expansion addresses: 10A for 72Mb and 2A for 144Mb. 2A and 10A of this product can also be used as NC.



Pin Identification (1/2)

Symbol	Description
A0 A	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of two words (one clock period of bus activity). A0 is used as the lowest order address bit permitting a random starting address within the burst operation on x18 and x36 devices. These inputs are ignored when device is deselected, i.e., NOP (LD# = H).
DQ0 to DQxx	Synchronous Data IOs: Input data must meet setup and hold times around the rising edges of K and K#. Output data is synchronized to the respective C and C# data clocks or to K and K# if C and C# are tied to HIGH.  x8 device uses DQ0 to DQ7.  x9 device uses DQ0 to DQ8.  x18 device uses DQ0 to DQ17.  x36 device uses DQ0 to DQ35.
LD#	Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period of bus activity).
R, W#	Synchronous Read/Write Input: When LD# is LOW, this input designates the access type (READ when R, W# is HIGH, WRITE when R, W# is LOW) for the loaded address. R, W# must meet the setup and hold times around the rising edge of K.
BWx# NWx#	Synchronous Byte Writes (Nibble Writes on x8): When LOW these inputs cause their respective byte or nibble to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Configurations for signal to data relationships.  x8 device uses NW0#, NW1#.  x9 device uses BW0#.  x18 device uses BW0#, BW1#.  x36 device uses BW0# to BW3#.  See Byte Write Operation for relation between BWx#, NWx# and Dxx.
K, K#	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
C, C#	Output Clock: This clock pair provides a user controlled means of tuning device output data. The rising edge of C# is used as the output timing reference for first output data. The rising edge of C is used as the output reference for second output data. Ideally, C# is 180 degrees out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed C and C# to High. Operation cannot be guaranteed unless C and C# are fixed to High (i.e. toggle of C and C#)
CQ, CQ#	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates.
ZQ	If C and C# are stopped (if K and K# are stopped in the single clock mode), CQ and CQ# will also stop.  Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. DQ, CQ and CQ# output impedance are set to 0.2 x RQ, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected.
DLL#	DLL Disable: When debugging the system or board, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the DLL circuit being used, if DLL# = L. The AC/DC characteristics cannot be guaranteed, however.
TMS TDI	IEEE 1149.1 Test Inputs: 1.8V I/O levels. These balls may be left Not Connected if the JTAG function is not used in the circuit.
TCK	IEEE 1149.1 Clock Input: 1.8V I/O levels. This pin must be tied to Vss if the JTAG function is not used in the circuit.
TDO	IEEE 1149.1 Test Output: 1.8V I/O level.
VREF	HSTL Input Reference Voltage: Nominally V <sub>DD</sub> Q/2. Provides a reference voltage for the input buffers.
VDD	Power Supply: 1.8V nominal. See DC Characteristics and Operating Conditions for range.
VDDQ	Power Supply: Isolated Output Buffer Supply. Nominally 1.5V. 1.8V is also permissible. See DC Characteristics and Operating Conditions for range.




(2/2)

Symbol	Description
VSS	Power Supply: Ground
NC	No Connect: These signals are not connected internally. The logic level applied to the ball sites appears in the JTAG scan chain when JTAG scan.



#### **Block Diagram**




#### **Power-on Sequence**


The following two timing charts show the recommended power-on sequence, i.e., when starting the clock after  $V_{DD}/V_{DD}Q$  stable and when starting the clock before  $V_{DD}/V_{DD}Q$  stable.


#### 1. Clock starts after VDD/VDDQ stable

The clock is supplied from a controller.




Note Input a stable clock from the start.






#### 2. Clock starts before VDD/VDDQ stable

The clock is supplied from a clock generator.





#### **Burst Sequence**

#### **Linear Burst Sequence Table**

#### [ $\mu$ PD44324182, $\mu$ PD44324362]

	A0	A0
External Address	0	1
1st Internal Burst Address	1	0

#### **Truth Table**

Operation	LD#	R, W#	CLK	D	DQ		
WRITE cycle	L	L	$L\toH$	Data in			
Load address, input write data on two					Input data	D(A1)	D(A2)
consecutive K and K# rising edge					Input clock	K(t+1) ↑	K#(t+1) ↑
READ cycle	L	Н	$L \rightarrow H$	Data out			
Load address, read data on two					Output data	Q(A1)	Q(A2)
consecutive C and C# rising edge					Output clock	C#(t+1) ↑	C(t+2) ↑
NOP (No operation)	Н	Х	$L \rightarrow H$	High-Z			
Clock stop	Х	Х	Stopped	Previous state			

**Remarks 1.** H: High level, L: Low level,  $\times$ : don't care,  $\uparrow$ : rising edge.

- 2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges except if C and C# are HIGH then Data outputs are delivered at K and K# rising edges.
- **3.** All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
- 4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
- **5.** Refer to state diagram and timing diagrams for clarification.
- **6.** A1 refers to the address input during a WRITE or READ cycle. A2 refers to the next internal burst address in accordance with the linear burst sequence.
- **7.** It is recommended that K = K# = C = C# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.



#### **Byte Write Operation**

#### [µPD44324082]

Operation	K	K#	NW0#	NW1#
Write DQ0 to DQ7	$L \rightarrow H$	-	0	0
	_	$L \rightarrow H$	0	0
Write DQ0 to DQ3	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write DQ4 to DQ7	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	_	1	1
	-	$L\toH$	1	1

**Remark** H : High level, L : Low level,  $\rightarrow$  : rising edge.

#### [*µ*PD44324092]

Operation	K	K#	BW0#
Write DQ0 to DQ8	$L \rightarrow H$	ı	0
	_	$L\toH$	0
Write nothing	$L \rightarrow H$	_	1
	_	$L \rightarrow H$	1

 $\textbf{Remark} \quad \text{H}: \text{High level, L}: \text{Low level,} \rightarrow : \text{rising edge}.$ 

#### [*µ*PD44324182]

Operation	K	K#	BW0#	BW1#
Write DQ0 to DQ17	$L \rightarrow H$	_	0	0
	_	$L \rightarrow H$	0	0
Write DQ0 to DQ8	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write DQ9 to DQ17	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	_	1	1
	_	$L \rightarrow H$	1	1


 $\textbf{Remark} \quad \text{H}: \text{High level, L}: \text{Low level,} \rightarrow : \text{rising edge}.$ 

#### [*µ*PD44324362]

Operation	K	K#	BW0#	BW1#	BW2#	BW3#
Write DQ0 to DQ35	$L \rightarrow H$	_	0	0	0	0
	_	$L \rightarrow H$	0	0	0	0
Write DQ0 to DQ8	$L \rightarrow H$	_	0	1	1	1
	_	$L \rightarrow H$	0	1	1	1
Write DQ9 to DQ17	$L \rightarrow H$	_	1	0	1	1
	_	$L \rightarrow H$	1	0	1	1
Write DQ18 to DQ26	$L \rightarrow H$	_	1	1	0	1
	_	$L \rightarrow H$	1	1	0	1
Write DQ27 to DQ35	$L \rightarrow H$	_	1	1	1	0
	_	$L \rightarrow H$	1	1	1	0
Write nothing	$L \rightarrow H$	_	1	1	1	1
	_	$L \rightarrow H$	1	1	1	1

 $\textbf{Remark} \quad \text{H}: \text{High level, L}: \text{Low level,} \rightarrow : \text{rising edge}.$ 

#### **Bus Cycle State Diagram**



**Remarks 1.** A0 is internally advanced in accordance with the burst order table.

Bus cycle is terminated after burst count = 2.

2. State machine control timing sequence is controlled by K.



#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		-0.5		+2.5	V
Output supply voltage	VDDQ		-0.5		VDD	V
Input voltage	VIN		-0.5		VDD + 0.5 (2.5 V MAX.)	V
Input / Output voltage	VI/O		-0.5		V <sub>DD</sub> Q + 0.5 (2.5 V MAX.)	V
Operating ambient temperature	TA		0		70	°C
Storage temperature	Tstg		<b>–</b> 55		+125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Recommended DC Operating Conditions (TA = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		1.7		1.9	V	
Output supply voltage	VDDQ		1.4		VDD	V	1
High level input voltage	VIH (DC)		VREF + 0.1		V <sub>DD</sub> Q + 0.3	V	1, 2
Low level input voltage	VIL (DC)		-0.3		VREF - 0.1	V	1, 2
Clock input voltage	Vin		-0.3		V <sub>DD</sub> Q + 0.3	V	1, 2
Reference voltage	VREF		0.68		0.95	V	

**Notes 1.** During normal operation, VDDQ must not exceed VDD.

**2.** Power-up:  $V_{IH} \le V_{DD}Q + 0.3 \text{ V}$  and  $V_{DD} \le 1.7 \text{ V}$  and  $V_{DD}Q \le 1.4 \text{ V}$  for  $t \le 200 \text{ ms}$ 

#### Recommended AC Operating Conditions (TA = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
High level input voltage	VIH (AC)		VREF + 0.2		-	V	1
Low level input voltage	VIL (AC)		-		VREF - 0.2	V	1

**Note 1.** Overshoot:  $V_{IH (AC)} \le V_{DD} + 0.7 \text{ V}$  for  $t \le TKHKH/2$ 

Undershoot:  $V_{IL\ (AC)} \ge -0.5\ V$  for  $t \le TKHKH/2$ 

Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

<R>

<R>

DC Characteristics ( $T_A = 0$  to  $70^{\circ}$ C,  $V_{DD} = 1.8 \pm 0.1 \text{ V}$ )

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.			Unit	Note
						x8, x9	x18	x36		
Input leakage current	I⊔				_	+2		μΑ		
I/O leakage current	lLO			-2	-		+2		μΑ	
Operating supply current	IDD	$VIN \le VIL \text{ or } VIN \ge VIH,$	-E37			690	970	1,090	mA	
(Read Write cycle)		I <sub>I</sub> /O = 0 mA	-E40			650	900	1,000		
		Cycle = MAX.	-E50			550	750	850		
Standby supply current	ISB1	$VIN \le VIL \text{ or } VIN \ge VIH,$	-E37			520		mA		
(NOP)		I <sub>I</sub> /O = 0 mA	-E40			500				
		Cycle = MAX.	-E50				400			
High level output voltage	VOH(Low)	IOH  ≤ 0.1 mA		VDDQ - 0.2	ı	VDDQ			>	3, 4
	Vон	Note1		VDDQ/2-0.12	1	V <sub>DD</sub> Q/2+0.12		).12	>	3, 4
Low level output voltage	VOL(Low)	IoL ≤ 0.1 mA		Vss	_	0.2		V	3, 4	
	Vol	Note2		VDDQ/2-0.12	_	VDI	Q/2+0	).12	V	3, 4

- **Notes 1.** Outputs are impedance-controlled. | IoH | =  $(V_{DD}Q/2)/(RQ/5) \pm 15 \%$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
  - 2. Outputs are impedance-controlled. IoL =  $(V_{DD}Q/2)/(RQ/5) \pm 15 \%$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
  - 3. AC load current is higher than the shown DC values.
  - **4.** HSTL outputs meet JEDEC HSTL Class I and standards.

#### Capacitance (TA = 25°C, f = 1MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance (Address, Control)	Cin	VIN = 0 V		4	5	pF
Input / Output capacitance	Cı/o	VI/O = 0 V		6	7	pF
(DQ, CQ, CQ#)						
Clock Input capacitance	Cclk	Vclk = 0 V		5	6	pF

**Remark** These parameters are periodically sampled and not 100% tested.

#### **Thermal Resistance**


Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Thermal resistance	heta j-a			22.6		°C/W
(junction – ambient)						
Thermal resistance	heta j-c			2.0		°C/W
(junction – case)						

**Remark** These parameters are simulated under the condition of air flow velocity = 1 m/s.


AC Characteristics (T<sub>A</sub> = 0 to  $70^{\circ}$ C, V<sub>DD</sub> =  $1.8 \pm 0.1 \text{ V}$ )

AC Test Conditions (VDD =  $1.8 \pm 0.1 \text{ V}$ , VDDQ = 1.4 to VDD)

Input waveform (Rise / Fall time ≤ 0.3 ns)




#### **Output waveform**



#### **Output load condition**

Figure 1. External load at test





<R>

#### Read and Write Cycle


Param	eter	Symbol	-E: (270		-E <sup>2</sup> (250 l		-E! (200 l		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock									ı	1
Average Clock cycle ti	me (K, K#, C, C#)	TKHKH	3.7	8.4	4.0	8.4	5.0	8.4	ns	1
	Clock phase jitter (K, K#, C, C#)		-	0.2	_	0.2	_	0.2	ns	2
Clock HIGH time (K, K	· · · · · · · · · · · · · · · · · · ·	TKHKL	1.5	_	1.6	_	2.0	_	ns	
Clock LOW time (K, K		TKLKH	1.5	_	1.6	_	2.0	_	ns	
Clock (active high)		TKHK#H	1.7	_	1.8	_	2.2	_	ns	
to Clock# (active low)										
(K→K#, C→C#)										
Clock# (active low)		TK#HKH	1.7	_	1.8	-	2.2	_	ns	
to Clock (active high)										
(K#→K, C#→C)										
Clock to data clock	250 to 270 MHz	TKHCH	0	1.65	_	-	_	-	ns	
(K→C, K#→C#)	200 to 250 MHz		0	1.8	0	1.8	-		1	
	167 to 200 MHz		0	2.3	0	2.3	0	2.3		
	133 to 167 MHz		0	2.8	0	2.8	0	2.8		
	< 133 MHz		0	3.55	0	3.55	0	3.55		
DLL lock time (K, C)		TKC lock	1,024	_	1,024	_	1,024	-	Cycle	3
K static to DLL reset		TKC reset	30	_	30	-	30	_	ns	
		-								
Output Times										
C, C# HIGH to output	valid	TCHQV	-	0.45	-	0.45	-	0.45	ns	
C, C# HIGH to output	hold	TCHQX	- 0.45	_	- 0.45	-	- 0.45	-	ns	
C, C# HIGH to echo cl	ock valid	TCHCQV	-	0.45	-	0.45	-	0.45	ns	
C, C# HIGH to echo cl	ock hold	TCHCQX	- 0.45	_	- 0.45	-	- 0.45	-	ns	
CQ, CQ# HIGH to outp	out valid	TCQHQV	-	0.3	-	0.3	-	0.35	ns	4
CQ, CQ# HIGH to outp	out hold	TCQHQX	- 0.3	_	- 0.3	-	- 0.35	-	ns	4
C HIGH to output High	-Z	TCHQZ	ı	0.45	_	0.45	-	0.45	ns	
C HIGH to output Low-	-Z	TCHQX1	- 0.45	_	- 0.45	ı	- 0.45	-	ns	
		_								
Setup Times										
Address valid to K risir	ng edge	TAVKH	0.5	_	0.5	_	0.6	_	ns	5
Synchronous load inpu	ıt (LD#),	TIVKH	0.5	-	0.5	_	0.6	_	ns	5
read write input (R, W#	#) valid to									
K rising edge										
Data inputs and write		TDVKH	0.35	_	0.35	-	0.4	-	ns	5
inputs (BWx#, NWx#)	valid to									
K, K# rising edge										
Hold Times				1	T		_	T	1	_
K rising edge to address hold		TKHAX	0.5	_	0.5	_	0.6	_	ns	5
K rising edge to		TKHIX	0.5	_	0.5	_	0.6	-	ns	5
synchronous load inpu								1		
read write input (R, W#							1	ļ		
K, K# rising edge to da		TKHDX	0.35	_	0.35	-	0.4	_	ns	5
write data select inputs	s (BWx#, NWx#)									
hold										

- **Notes 1.** When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the DLL circuit being used, if DLL# = L. The AC/DC characteristics cannot be guaranteed, however.
  - 2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
  - 3.  $\mbox{V}_{\mbox{\scriptsize DD}}$  slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention.
    - DLL lock time begins once V<sub>DD</sub> and input clock are stable.
    - It is recommended that the device is kept NOP (LD# = H) during these cycles.
  - **4.** Echo clock is very tightly controlled to data valid / data hold. By design, there is a  $\pm$  0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
  - **5.** This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

#### Remarks 1. This parameter is sampled.

- 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
- 4. If C, C# are tied HIGH, K, K# become the references for C, C# timing parameters.
- **5.** V<sub>DD</sub>Q is 1.5 V DC.

#### **Read and Write Timing**




Remarks 1. Q01 refers to output from address A0.

Q02 refers to output from the next internal burst address following A0, etc.

- 2. Outputs are disabled (high impedance) 2.5 clocks after the last READ (LD# = L, R, W# = H) is input in the sequences of [READ]-[NOP].
- **3.** The second NOP cycle at the cycle "5" is not necessary for correct device operation; however, at high clock frequencies it may be required to prevent bus contention.



#### **Application Example**



Remark AC specifications are defined at the condition of SRAM outputs, CQ, CQ# and DQ with termination.



#### **JTAG Specification**

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

#### **Test Access Port (TAP) Pins**

Pin name	Pin assignments	Description
TCK	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.


**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics ( $T_A = 0$  to  $70^{\circ}$ C,  $V_{DD} = 1.8 \pm 0.1$  V, unless otherwise noted)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
JTAG Input leakage current	lu	$0 \text{ V} \leq V_{IN} \leq V_{DD}$	-5.0	-	+5.0	μΑ	
JTAG I/O leakage current	llo	$0 \text{ V} \leq V_{IN} \leq V_{DD}Q,$	-5.0	-	+5.0	μΑ	
		Outputs disabled					
JTAG input high voltage	VIH		1.3	-	VDD+0.3	V	
JTAG input low voltage	VIL		-0.3	-	+0.5	V	
JTAG output high voltage	Voн1	Ioнc   = 100 μA	1.6	-	-	٧	
	VOH2	IOHT   = 2 mA	1.4	-	-	٧	
JTAG output low voltage	Vol1	IoLC = 100 μA	_	_	0.2	V	
	VOL2	IOLT = 2 mA	_	-	0.4	٧	

#### **JTAG AC Test Conditions**

#### Input waveform (Rise / Fall time ≤ 1 ns)




#### **Output waveform**



#### **Output load**

Figure 2. External load at test






#### JTAG AC Characteristics (T<sub>A</sub> = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock							
Clock cycle time	tтнтн		100	_	_	ns	
Clock frequency	fтғ		-	_	10	MHz	
Clock high time	<b>t</b> тнт∟		40	_	_	ns	
Clock low time	tтьтн		40	-	_	ns	
Output time	]						
TCK low to TDO unknown	tтьох		0	_	_	ns	
TCK low to TDO valid	<b>t</b> TLOV		_	_	20	ns	
	_						
Setup time							
TMS setup time	<b>t</b> м∨тн		10	_	_	ns	
TDI valid to TCK high	<b>t</b> DVTH		10	_	_	ns	
Capture setup time	tcs		10	-	-	ns	
Hold time			_				
TMS hold time	tтнмх		10	_	_	ns	
TCK high to TDI invalid	tтнох		10	_	_	ns	
Capture hold time	tсн		10	_	_	ns	

#### **JTAG Timing Diagram**





#### Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

#### Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	109	bit

#### **ID Register Definition**

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44324082	4M x 8	XXXX	0000 0000 0011 1101	0000010000	1
μPD44324092	4M x 9	XXXX	0000 0000 0011 1110	0000010000	1
μPD44324182	2M x 18	XXXX	0000 0000 0011 1111	0000010000	1
μPD44324362	1M x 36	XXXX	0000 0000 0100 0000	0000010000	1



#### **SCAN Exit Order**

Bit		Bump			
no.	x8 x9 x18 x36				ID
1		С	#		6R
2		(	)		6P
3		A	4		6N
4		A	4		7P
5		A	4		7N
6		A	4		7R
7		A	4		8R
8		A	4		8P
9		A	4		9R
10	NC	DQ0	DQ0	DQ0	11P
11	NC	NC	NC	DQ9	10P
12	NC	NC	NC	NC	10N
13	NC	NC	NC	NC	9P
14	NC	NC	DQ1	DQ11	10M
15	NC	NC	NC	DQ10	11N
16	NC NC		NC	NC	9M
17	NC	NC NC NC NC		9N	
18	DQ0	DQ0 DQ1 DQ2 DQ2		DQ2	11L
19	NC	NC	NC	DQ1	11M
20	NC	NC	NC	NC	9L
21	NC	NC	NC	NC	10L
22	NC	NC NC		DQ3	11K
23	NC	NC	NC	DQ12	10K
24	NC	NC	NC	NC	9J
25	NC	NC	NC	NC	9K
26	DQ1	DQ2	DQ4	DQ13	10J
27	NC	NC	NC	DQ4	11J
28	ZQ				11H
29	NC	NC	NC	NC	10G
30	NC	NC	NC	NC	9G
31	NC	NC	DQ5	DQ5	11F
32	NC	NC	NC	DQ14	11G
33	NC	NC	NC	NC	9F
34	NC	NC	NC	NC	10F
35	DQ2	DQ3	DQ6	DQ6	11E
36	NC	NC	NC	DQ15	10E

Bit		Bump			
no.	x8	x9	x18	x36	ID
37	NC	NC	NC	NC	10D
38	NC	NC	NC	NC	9E
39	NC	NC	DQ7	DQ17	10C
40	NC	NC	NC	DQ16	11D
41	NC	NC	NC	NC	9C
42	NC	NC	NC	NC	9D
43	DQ3	DQ4	DQ8	DQ8	11B
44	NC	NC	NC	DQ7	11C
45	NC	NC	NC	NC	9B
46	NC	NC	NC	NC	10B
47		С	Q		11A
48	Α	Α	Α	Vss	10A
49		ı	Α		9A
50		,	Α		8B
51		A	Α		7C
52	Α	Α	A0	A0	6C
53		8A			
54	NC	7A			
55	NW0#	7B			
56		ŀ	<		6B
57		K	#		6A
58	NC	NC	NC	BW3#	5B
59	NW1#	NC	BW1#	BW2#	5A
60		R,	W#		4A
61		A	Α		5C
62		A	4		4B
63		3A			
64		2A			
65		1A			
66	NC	NC	DQ9	DQ27	2B
67	NC	NC	NC	DQ18	3B
68	NC	NC	NC	NC	1C
69	NC	NC	NC	NC	1B
70	NC	NC	DQ10	DQ19	3D
71	NC	NC	NC	DQ28	3C
72	NC	NC	NC	NC	1D

Bit		Bump			
no.	Signal name		ID .		
73	NC	NC	NC	NC	2C
74	DQ4	DQ5	DQ11	DQ20	3E
75	NC	NC	NC	DQ29	2D
76	NC	NC	NC	NC	2E
77	NC	NC	NC	NC	1E
78	NC	NC	DQ12	DQ30	2F
79	NC	NC	NC	DQ21	3F
80	NC	NC	NC	NC	1G
81	NC	NC	NC	NC	1F
82	DQ5	DQ6		DQ22	3G
83	NC	NC	NC	DQ31	2G
84		DL	L#		1H
85	NC	NC	NC	NC	1J
86	NC	NC	NC	NC	2J
87	NC	NC	DQ14	DQ23	3K
88	NC	NC	NC	DQ32	3J
89	NC	NC	NC	NC	2K
90	NC	NC	NC	NC	1K
91	DQ6	DQ7	DQ15	DQ33	2L
92	NC	NC	NC	DQ24	3L
93	NC	NC	NC	NC	1M
94	NC	NC	NC	NC	1L
95	NC	NC	DQ16	DQ25	3N
96	NC	NC	NC	DQ34	ЗМ
97	NC	NC	NC	NC	1N
98	NC	NC	NC	NC	2M
99	DQ7	DQ8	DQ17	DQ26	3P
100	NC	NC	NC	DQ35	2N
101	NC	NC	NC	NC	2P
102	NC	1P			
103		3R			
104		4R			
105		4P			
106		5P			
107		5N			
108		5R			
109		-	_		Internal

**Remark** Bump ID 10A of bit no. 48 can also be used as NC if the product is x36.

Bump ID 2A of bit no. 64 can also be used as NC. The register always indicates a low level, however.



#### **JTAG Instructions**

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tch). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

#### **JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0	SAMPLE / PRELOAD	
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1	BYPASS	

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.



#### Output Pin States of CQ, CQ# and Q

Instructions	Control-Register Status	Output Pin Status		Note
		CQ,CQ#	Q	
EXTEST	0	Update	Hi-Z	
	1	Update	Update	
IDCODE	0	SRAM	SRAM	
	1	SRAM	SRAM	
SAMPLE-Z	0	Hi-Z	Hi-Z	
	1	Hi-Z	Hi-Z	
SAMPLE	0	SRAM	SRAM	
	1	SRAM	SRAM	
BYPASS	0	SRAM	SRAM	
	1	SRAM	SRAM	

**Remark** The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 109).


There are three statuses:

Update: Contents of the "Update Register" are output to the output pin (QDR Pad).

SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (QDR Pad).

Hi-Z : The output pin (QDR Pad) becomes Hi-Z by controlling of the "Hi-Z JTAG ctrl".

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.





#### Boundary Scan Register Status of Output Pins CQ, CQ# and Q

Instructions	SRAM Status	Boundary Scan Register Status		Note
		CQ,CQ#	Q	
EXTEST	READ (Lo-Z)	Pad	Pad	
	NOP (Hi-Z)	Pad	Pad	
IDCODE	READ (Lo-Z)	_	_	No definition
	NOP (Hi-Z)	-	_	
SAMPLE-Z	READ (Lo-Z)	Pad	Pad	
	NOP (Hi-Z)	Pad	Pad	
SAMPLE	READ (Lo-Z)	Internal	Internal	
	NOP (Hi-Z)	Internal	Pad	
BYPASS	READ (Lo-Z)	_	_	No definition
	NOP (Hi-Z)	_	_	

## **Remark** The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.


There are two statuses:

Pad : Contents of the output pin (QDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan


Register.

Internal: Contents of the SRAM internal output "SRAM Output" are captured in the "CAPTURE Register"

in the Boundary Scan Register.



#### **TAP Controller State Diagram**




#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs.

TDI and TMS may be left open but fix them to  $V_{DD}$  via a resistor of about 1 k $\Omega$  when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.

New Instruction Run-Test/Idle Update-IR Exit1-IR Shift-IR Exit2-IR Pause-IR IDCODE Exit1-IR Shift-IR Capture-IR Select-IR-Scan Select-DR-Scar Output Inactive Run-Test/Idle TCK Instruction Register state TMS Controller state ₫

Test Logic Operation (Instruction Scan)




Test Logic (Data Scan)



#### **Package Drawing**

#### **165-PIN PLASTIC BGA (13x15)**



	(UNIT:mm)
ITEM	DIMENSIONS
D	13.00±0.10
E	15.00±0.10
W	0.15
е	1.00
Α	1.40±0.11
A1	0.40±0.05
A2	1.00
b	0.50±0.05
х	0.08
у	0.10
y1	0.20
ZD	1.50
ZE	0.50
	P165F5-100-EQ2

10



#### **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of these products.

#### **Types of Surface Mount Devices**

μPD44324082F5-EQ2 : 165-pin PLASTIC BGA (13 x 15) μPD44324182F5-EQ2 : 165-pin PLASTIC BGA (13 x 15) μPD44324362F5-EQ2 : 165-pin PLASTIC BGA (13 x 15) μPD44324082F5-EQ2 : 165-pin PLASTIC BGA (13 x 15) μPD44324082F5-EQ2-A : 165-pin PLASTIC BGA (13 x 15) μPD44324092F5-EQ2-A : 165-pin PLASTIC BGA (13 x 15) μPD44324182F5-EQ2-A : 165-pin PLASTIC BGA (13 x 15) μPD44324362F5-EQ2-A : 165-pin PLASTIC BGA (13 x 15)



#### **Revision History**

Edition/	Pa	ge	Type of	Location	Description
Date	This	Previous	revision		(Previous edition $ ightarrow$ This edition)
	edition	edition			
3rd edition/	Throughout	Throughout	Addition	_	-E37 (270 MHz)
Mar. 2006					



[MEMO]



[MEMO]



[MEMO]

#### NOTES FOR CMOS DEVICES —

#### (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

#### **②** HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **4) STATUS BEFORE INITIALIZATION**

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **5** POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **6** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of March, 2006. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
  data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
  products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).