PZ5032

FEATURES

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- High speed pin-to-pin delays of 6ns
- Ultra-low static power of less than 75µA
- Dynamic power that is 70% lower at 50MHz than competing devices
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- 2 clocks with programmable polarity at every macrocell
- Support for complex asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.5µ E²CMOS process
- Design entry and verification using industry standard and Philips CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
 - Programmable 3-State buffer
 - Asynchronous macrocell register preset/reset
- Programmable global 3-State pin facilitates 'bed of nails' testing without using logic resources
- Available in both PLCC and TQFP packages

Table 1. PZ5032 Features

	PZ5032
Usable gates	1000
Maximum inputs	36
Maximum I/Os	32
Number of macrocells	32
I/O macrocells	32
Buried macrocells	0
Propagation delay (ns)	6.0
Packages	44-pin PLCC, 44-pin TQFP

DESCRIPTION

The PZ5032 CPLD (Complex Programmable Logic Device) is the first in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 32 macrocell CPLD. With the FZP™ design technique, the PZ5032 offers true pin-to-pin speeds of 6ns, while simultaneously delivering power that is less than 75µA at standby without the need for 'turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD 70% lower at 50MHz. These devices are the first TotalCMOS™ PLDs, as they use both a CMOS process technology and the patent-pending full CMOS FZP™ design technique. For 3V applications. Philips also offers the high speed PZ3032 CPLD that offers these features in a full 3V implementation.

The Philips FZP™ CPLDs introduce the new patent-pending XPLA™ (eXtended Programmable Logic Array) architecture. The XPLA™ architecture combines the best features of both PLA and PAL™ type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA™ structure in each logic block provides a fast 6ns PAL™ path with 5 dedicated product terms per output. This PAL™ path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2ns, regardless of the number of PLA product terms used, which results in worst case ten's of only 8ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design

The PZ5032 CPLDs are supported by industry standard CAE tools (Cadence, Mentor, Synopsys, Synario, Viewlogic, OrCAD), using text (Abel, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses either Minc or Philips Semiconductors-developed tools.

The PZ5032 CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others.

ORDERING INFORMATION

ORDER CODE	DESCRIPTION	DRAWING NUMBER
PZ5032-6A44	5 volt operation, 6ns t _{PD} , 44-pin PLCC	SOT187-2
PZ5032-7A44	5 volt operation, 7.5ns t _{PD} , 44-pin PLCC	SOT187-2
PZ5032-10A44	5 volt operation, 10ns t _{PD} , 44-pin PLCC	SOT187-2
PZ5032-6(TBD)	5 volt operation, 6ns t _{PD} , 44-pin TQFP	SOT376-1
PZ5032-7(TBD)	5 volt operation, 7.5ns tpD, 44-pin TQFP	SOT376-1
PZ5032-10(TBD)	5 volt operation, 10ns t _{PD} , 44-pin TQFP	SOT376-1

PAL is a registered trademark of Advanced Micro Devices, Inc.

XPLA™ ARCHITECTURE

Figure 1 shows a high level block diagram of a 64 macrocell device implementing the XPLA™ architecture. The XPLA™ architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner™ family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.

Logic Block Architecture

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. the 6 control terms can individually be configured as either AND or

SUM product terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has 5 dedicated product terms from the PAL array. The pin-to-pin t_{PD} of the PZ5032 device through the PAL array is 6ns. This performance is equivalent to the fastest 5 volt CPLD available today. If a macrocell needs more than 5 product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using 1 or all 32 PLA product terms is just 2ns. So the total pin-to-pin t_{PD} for the PZ5032 using 6 to 37 product terms is 8ns (6ns for the PAL + 2ns for the PLA).




Figure 1. Philips XPLA CPLD Architecture




Figure 2. Philips Logic Block Architecture

Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner™ family. The macrocell consists of a flip-flop that can be configured as either a D or T type. A D-type flip-flop is generally more useful for implementing state machines and data buffering. A T-type flip-flop is generally more useful in implementing counters. All CoolRunner™ family members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. These devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. There are 2 clocks (CLK0 and CLK1) available on the PZ5032 device. Clock 0 (CLK0) is designated as the "synchronous" clock and must be driven by an external source. Clock 1 (CLK1) can either be used as a synchronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation).

Two of the control terms (CT0 and CT1) are used to control the Preset/Reset of the macrocell's flip-flop. The Preset/Reset feature for each macrocell can also be disabled. The other 4 control terms (CT2–CT5) can be used to control the Output Enable of the

macrocell's output buffers. The reason there are so many control terms dedicated for the Output Enable of the macrocell is to insure that all CoolRunner™ devices are PCI compliant. The macrocell's output buffers can also be always enabled or disabled. All CoolRunner™ devices also provide a Global Tri-State (GTS) pin, which, when pulled Low, will 3-State all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails Testing".

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin ZIA path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-Stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path.




Figure 3. PZ5032 Macrocell Architecture

Simplistic Timing Model

Figure 4 shows the CoolRunner™ Timing Model. As one can see from this illustration, the CoolRunner™ timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including tpD, tsU, and tcO. In other competing architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA™ architecture, the user knows up front whether the design willI meet system timing requirements. This is due to the simplicity of the timing model. For example, in the PZ5032 device, the user knows up front that if a given output uses 5 product terms or less, the tpD = 6ns, the

 t_{SU} = 4.5ns, and the t_{CO} = 5ns. If an output is using 6 to 37 product terms, an additional 2ns must be added to the t_{PD} and t_{SU} timing parameters to account for the time to propagate through the PLA array.

TotalCMOS™ Design Technique for Fast Zero Power

Philips is the first to offer a TotalCMOS™ CPLD, both in process technology and design technique. Philips employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Philips to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. In evidence, please refer to curves in Figure 5 showing the I_{DD} vs. Frequency of our PZ5032 TotalCMOS™ CPLD.




Figure 4. CoolRunner™ Timing Model




Figure 5. I_{DD} vs. Frequency @ $V_{DD} = 5.0V$

PZ5032

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	Supply voltage	-0.5	7.0	V
V ₁	Input voltage	-1.2	V _{DD} +0.5	٧
V _{OUT}	Output voltage	-0.5	V _{DD} +0.5	٧
l _{IN}	Input current	-30	30	mA
l _{OUT}	Output current	-100	100	mA
TJ	Maximum junction temperature	-40	150	.c
T _{str}	Storage temperature	-65	150	°C

NOTES:

OPERATING RANGE

PRODUCT GRADE	TEMERATURE	VOLTAGE
Commercial	0 to +70°C	5.0 ±5% ∨

DC ELECTRICAL CHARACTERISTICS

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $4.75V \le V_{DD} \le 5.25V$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input voltage low	V _{DD} = 4.75V		8.0	٧
V _{IH}	Input voltage high	V _{DD} = 5.25V	2.0	ļ	٧
VI	Input clamp voltage	V _{DD} = 4.75V, I _{IN} = −18mA		-1.2	V
V _{OL}	Output voltage low	V _{DD} = 4.75V, I _{OL} = 12mA		0.5	٧
V _{OH}	Output voltage high	V _{DD} = 4.75V, I _{OH} = −12mA	2.4		٧
կլ	Input leakage current low	$V_{DD} = 5.25V, V_{IN} = 0.4V$	-10	10	μΑ
l _{IH}	Input leakage current high	V _{DD} = 5.25V, V _{IN} = 3.0V	-10	10	μΑ
l _{OZH}	3-Stated output leakage current high	$V_{DD} = 5.25V, V_{IN} = 3.0V$	-10	10	μΑ
lozL	3-Stated output leakage current low	V _{DD} = 5.25V, V _{IN} = 0.4V	-10	10	μΑ
I _{DDQ}	Standby current	V _{DD} = 5.25V, T _{amb} = 0°C		75	μΑ
. 1	D	V _{DD} = 5.25V, T _{amb} = 0°C @ 1MHz		2	mA
I _{DDD} 1	Dynamic current	V _{DD} = 5.25V, T _{amb} = 0°C @ 50MHz		30	mA
los	Short circuit output current		50	200	mA
L _{IN}	Input pin inductance			20	nH
C _{IN}	Input pin capacitance	T _{amb} = 25°C, f = 1MHz		10	pF
C _{CLK}	Clock input capacitance	T _{amb} = 25°C, f = 1MHz	5	12	pF
C _{I/O}	I/O pin capacitance	T _{amb} = 25°C, f ≈ 1MHz		10	pF

NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not testing.

PZ5032

AC ELECTRICAL CHARACTERISTICS

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $4.75V \le V_{DD} \le 5.25V$

0.000	BADAMETER	-	·6	-	7 4	-1	10 ⁴	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
tPD_PAL	Propagation delay time, input to output through PAL		6					ns
tPD_PLA	Propagation delay time, input to output through PAL & PLA		8					ns
tco	Clock to out delay time		6					ns
tsu_pal	Setup time (from input or feedback) through PAL		5					ns
tsu_pla	Setup time (from input or feedback) through PAL + PLA		7					ns
tсн	Clock High time	4						ns
tcL	Clock Low time	4						ns
t _H	Hold time		0					ns
fMAX1	Maximum FF toggle rate ¹	125						MHz
f _{MAX2}	Maximum internal frequency ²	105						MHz
f _{MAX3}	Maximum external frequency ²	91						MHz
t _{BUF}	Output buffer delay time		1.5	·				ns
t _{PDF}	Input to internal feedback delay time		4.5					ns
t _{CF}	Clock to internal feedback delay time		4.5					ns
t _{INIT}	Delay from valid V _{DD} to valid reset		100					μs
t _{ER}	Input to output disable ³		12					ns
t _{RP}	Input to register preset		15					ns
t _{RR}	Input to register reset		15					ns
t _{EA}	Input to output valid		12					ns

NOTES:


This f_{MAX} value represents the highest frequency for pipelined data. This parameter guaranteed by design and characterization, not by test.
This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not by test.

Output C_L = 5pF.
These values To Be Determined.


PZ5032

PIN DESCRIPTIONS

PZ5032 - 44-Pin Plastic Leaded Chip Carrier



PZ5032 - 44-Pin Thin Quad Flat Package



32 macrocell CPLD

Package Thermal Characteristics

Philips Semiconductors uses the Temperature Sensitive Parameter (TSP) method to test thermal resistance. This method meets Mil-Std-883C Method 1012.1 and is described in Philips 1995 IC Package Databook. The junction to ambient thermal resistance of the PZ3032 in the 44-pin PLCC is 43°C/W. Thermal resistance varies slightly as a function of input power. As input power increases, thermal resistance changes approximately 5% for a 100% change in power.

Figure 6 is a derating curve for the change in Θ_{JA} with airflow based on wind tunnel measurements. It should be noted that the wind flow dynamics are more complex and turbulent in actual applications than in a wind tunnel. Also, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer, and may not be similar to the actual circuit board, especially in size.

Package	ΘJA
44-pin PLCC	43°C/W
44-pin TQFP	




Figure 6. Average Effect of Airflow on Θ_{JA}

Package Electrical Characteristics

Table 2 provides the electrical characteristics of the 44-pin PLCC package. The circuit model for the electrical characteristics is given in Figure 7. The values include the impedances of the bond wire and lead frame for each pin.





Figure 7.

Table 2. Package Parasitics

Table 2.	Packag	e Parasit	ics	
Pin	R	L _S (nH)	L _{M,N:N-1} (nH)	L _{M,N:N+1} (nH)
1	0.144	6.93		
2	0.145	6.96		
3	0.152	7.26		
4	0.159	7.60		
5	0.172	8.18		
6	0.186	8.81		
7	0.186	8.81		
8	0.172	8.18		
9	0.159	7.60		
10	0.152	7.26		
11	0.145	6.96		
12	0.144	6.93		
13	0.145	6.96		
14	0.152	7.26		
15	0.159	7.60		
16	0.172	8.18		
17	0.186	8.81		
18	0.186	8.81		
19	0.172	8.18		
20	0.159	7.60		
21	0.152	7.26		
22	0.145	6.96		
23	0.144	6.93		
24	0.145	6.96	1	
25	0.152	7.26		
26	0.159	7.60		
27	0.172	8.18		
28	0.186	8.81		
29	0.186	8.81		
30	0.172	8.18		
31	0.159	7.60		
32	0.152	7.26		
33	0.145	6.96		
34	0.144	6.93		
35	0.145	6.96		_
36	0.152	7.26		
37	0.159	7.60		
38	0.179	8.18		
39	0.186	8.81		
40	0.186	8.81		
41	0.172	8.18		
42	0.159	7.60		
43	0.152	7.26		
44	0.145	6.96		

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	e	еD	еE	Н _D	HE	k	k ₁ max.	Lp	v	w	у	Zp ⁽¹⁾ max.	Ze ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0 25	3 05	0 53 0.33	0.81 0.66	1	16.66 16.51	1 27		16 00 14 99				0.51	1.44 1.02	0 18	0.18	0 10	2 16	2 16	45°
ınches	0.180 0 165	0.020	0.01	0.12				0.656 0 650	0.05	0 630 0.590	0 630 0 590	0 695 0 685	0 695 0 685	0 048 0 042	0 020	0.057 0.040	0.007	0.007	0.004	0 085	0 085	

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC		€	92-11-17 95-02-25

TQFP44:



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	•	HD	HE	L	Lp	Q	٧	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	1.2	0.15 0.05	1.05 0.95	0.25	0.45 0.30	0.18 0.12	10.1 9.9	10.1 9.9	0.8	12.15 11.85	12.15 11.85	3 (1	0.75 0.45	0.50 0.36	0.2	0.2	0.1	1.2 0.8	1.2 0.8	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT376-1					95-05-22 96-04-02