Z8[®] Z8611 Z8[®] Z8612 Z8[®] Z8613

Zilog

Product Specification

March 1985

Z8611 Single-Chip Microcomputer with 4K ROM Z8612 Development Device with Memory Interface Z8613 Prototyping Device with EPROM Interface

Features

- Complete microcomputer, 4K bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 60K bytes addressable external space each for program and data memory.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Average instruction execution time of 1.5 μs, maximum of 3 μs.
- Vectored, priority interrupts for I/O, counter/timers, and UART.

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any of nine workingregister groups in 1 μs.
- On-chip oscillator which accepts crystal or external clock drive.
- Single +5 V power supply—all pins TTL-compatible.

General Description

The Z8611 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8611 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8611 can be tailored to the needs of its user. It can be con-

figured as a stand-alone microcomputer with 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.




Figure 1. Pin Functions




Figure 2a. 40-pin Dual-In-Line Package (DIP)
Pin Assignments

2038-001, 002

Pin Description

 $\overline{\mathbf{AS}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\mathbf{AS}}$. Under program control, $\overline{\mathbf{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. P1₀-P1₇. P2₀-P2₇. P3₀-P3₇. I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under program control

for I/O or external memory interface.

RESET. Reset (input, active Low). RESET initializes the Z8611. When RESET is deactivated, program execution begins from internal program location $000C_{\rm H}$.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z8611 is writing to external program or data memory.

XTAL1. XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single-phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.




Figure 2b. 44-pin Dual-In-Line Package (DIP), Pin Assignments

Architecture

Z8611 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8611 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8611 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.





Figure 3. Functional Block Diagram

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip mask-programmed ROM. At addresses 4096 and greater, the Z8611 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8611 can address 60K bytes of external data memory beginning at



Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8611 instructions can access registers




Figure 4. Program Memory Map




Figure 5. Data Memory Map




Figure 6. The Register File




Figure 7. The Register Pointer

Address Spaces (Continued)

directly or indirectly with an 8-bit address field. The Z8611 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Serial Input/ Output

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.for 8 MHz and 94.8K bits/second for 12 MHz.

The Z8611 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of

parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

Transmitted Data Received Data (No Parity) (No Parity) SP SP D7 D6 D5 D4 D3 D2 D1 D0 ST SP D7 D6 D5 D4 D3 D2 D1 D0 ST CTART RIT START BIT EIGHT DATA BITS EIGHT DATA BITS TWO STOP BITS ONE STOP BIT Transmitted Data Received Data (With Parity) (With Parity) SP P D6 D5 D4 D3 D2 D1 D0 ST SP SP P D6 D5 D4 D3 D2 D1 D0 ST START BIT START BIT SEVEN DATA BITS SEVEN DATA RITS ODD PARITY PARITY ERROR FLAG TWO STOP BITS ONE STOP BIT

Figure 8. Serial Data Formats

Counter/ Timers

The Z8611 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the

initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum for the 8 MHz device and 6 MHz maximum for the 12 MHz device.) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

The Z8611 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to

provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3 $_3$ and P3 $_4$ are used as the handshake controls RDY $_1$ and $\overline{\rm DAV}_1$ (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/\overline{W} ,

allowing the Z8611 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input, and P34 as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P_{32} and P_{35} are used as the handshake controls $\overline{DAV_0}$ and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble P_{04} - P_{07} .

For external memory references, Port 0 can provide address bits A_8 – A_{11} (lower nibble) or A_8 – A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as

I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals $\overline{\rm AS}$, $\overline{\rm DS}$ and $R/\overline{\rm W}$.




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P3₁ and P3₆ are used as the handshake controls lines DAV₂ and RDY₂. The handshake signal assignment for Port 3 lines P3₁ and P3₆ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 9c. Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ₀-IRQ₃); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z8611 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8611 interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all

subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ($C_1 \le 15 \text{ pF}$) from each pin to

ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 8/12 MHz maximum
- Series resistance, $R_s \le 100 \Omega$

Z8612 Development Device

The Z8612 is a development version (Figure 10) of the 40-pin mask-programmed Z8611. It allows the user to prototype the system in hardware with an actual device and to develop the code that is eventually mask-programmed into the on-chip ROM of the Z8611.


The Z8612 is identical to the Z8611 with the following exceptions:

- The internal ROM has been removed.
- The ROM address lines and data lines are buffered and brought out to external pins.

■ Control lines for the new memory have

Pin Description. The functions of the Z8612 I/O lines, AS, DS, R/W, XTAL1, XTAL2 and RESET are identical to those of their Z8611 counterparts. The functions of the remaining 24 pins are as follows:

A₀-A₁₁. Program Memory Address (outputs). A₀-A₁₁ access the first 4K bytes of program memory.






Figure 10a, 64-pin Dual-In-Line (DIP) Pin Assignments

Figure 10b. 68-pin Chip Carrier Pin Assignments

2038-010, 011

Z8612 Development Device (Continued)

Do-D7. Program Data (inputs). Program data from the first 4K bytes of program memory is input through pins D₀-D₇.

IACK. Interrupt Acknowledge (output, active High). IACK is driven High in response to an interrupt during the interrupt machine cycle.

MDS. Program Memory Data Strobe (output, active Low). MDS is Low during an instruction fetch cycle when the first 4K bytes of program memory are being accessed.

SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency.

SYNC. Instruction Sync (output, active Low). This strobe output is forced Low during the internal clock period preceding an opcode fetch.

Z8613 Protopack Emulator

The Z8613 Protopack (R) is used for prototype development and preproduction of maskprogrammed applications. The Protopack is a ROMless version of the standard Z8611, housed in a pin-compatible 40-pin package (Figure 11).

To provide pin compatibility and interchangeability with the standard maskprogrammed device, the Protopack carries (piggy-back) a 24-pin socket for a direct interface to program memory (Figure 1). The 24-pin socket is equipped with 12 ROM




Figure 11. The Z8613 Microcomputer Protopack Emulator

address lines, 8 ROM data lines and necessary control lines for interface to 2732 EPROM for the first 4K bytes of program memory.

Pin compatibility allows the user to design the pc board for a final 40-pin maskprogrammed Z8611, and, at the same time, allows the use of the Protopack to build the prototype and pilot production units. When the final program is established, the user can then switch over to the 40-pin mask-programmed Z8611 for large volume production. The Protopack is also useful in small volume applications where masked ROM setup time and mask charges are prohibitive and program flexibility is desired.

Compared to the conventional EPROM versions of the single-chip microcomputers, the Protopack approach offers two main advantages:

- Ease of developing various programs during the prototyping stage: For instance, in applications where the same hardware configuration is used with more than one program, the Z8613 Protopack allows economical program storage in separate EPROMs (or PROMs), whereas the use of separate EPROM-based single-chip microcomputers is more costly.
- Elimination of long lead time in procuring EPROM-based microcomputers.

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-register pair address

Irr Indirect working-register pair only

Indexed address DA Direct address RA Relative address IM Immediate

R Register or working-register address

Working-register address only IR

Indirect-register or indirect working-register address

Ir Indirect working-register address only RR Register pair or working register pair address Symbols. The following symbols are used in describing the instruction set.

dat Destination location or contents Source location or contents STC Condition code (see list) cc Indirect address prefix

SP Stack pointer (control registers 254-255) PC

Program counter

FLAGS Flag register (control register 252) RP Register pointer (control register 253) IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "-". For example,

 $dst \leftarrow dst + src$


indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Instruction		s. Control Register R252 contains the following	A	ffected flags are indicated by:
Set	Carry hag	0	Cleared to zero	
Notation	C	Carry flag	1	Set to one
(Continued)	Z	Zero flag	*	Set or cleared according to operation
	S	Sign flag	_	Unaffected
	V	Overflow flag	x	Undefined
	D	Decimal-adjust flag		
	H	Half-carry flag		

Condition	Value	Mnemonic	Meaning	Flags Set
Codes	1000		Always true	
	0111	С	Carry	C = 1
	1111	NC	No carry	C = 0
	0110	Z	Zero	$\bar{Z} = 1$
	1110	NZ	Not zero	$\ddot{Z} = 0$
	1101	PL	Plus	S = 0
	0101	MI	Minus	S = 1
	0100	OV	Overflow	V = 1
	1100	NOV	No overflow	$\dot{V} = 0$
	0110	EQ	Equal	$\dot{Z} = 1$
	1110	NE	Not equal	$\bar{Z} = 0$
	1001	GE	Greater than or equal	(SXORV) = 0
	0001	LT	Less than	(S XOR V) = 1
	1010	GT	Greater than	[Z OR (S XOR V)] = 0
	0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
	1111	UGE	Unsigned greater than or equal	C = 0
	0111	ULT	Unsigned less than	$\bar{C} = \bar{1}$
	1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
	0011	ULE	Unsigned less than or equal	(C OR Z) = 1
	0000		Never true	



DJNZ. JR

Two-Byte Instructions

Figure 12. Instruction Formats

Three-Byte Instructions

dst/CC OPC


	Instruction
1	Summary


Instruction	Addr Mode	Opcode	Flags Affected				
and Operation	dst src	Byte (Hex)	CZSVDH				
ADC dst,src dst - dst + src + C	(Note 1)	10	* * * * 0 *				
ADD dst,src dst - dst + src	(Note 1)	0□	* * * * 0 *				
AND dst,src dst - dst AND src	(Note 1)	5□	- * * 0				
CALL dst SP ← SP - 2 @SP - PC; PC - d	DA IRR st	D6 D4					
CCF C - NOT C		EF	*				
CLR dst dst - 0	R IR	B0 B1					
COM dst dst - NOT dst	R IR	60 61	- * * 0				
CP dst,src dst - src	(Note 1)	Α□	* * * *				
DĀ dst dst ← DĀ dst	R IR	40 41	* * * X				
DEC dst dst - dst - 1	R IR	00 01	- * * *				
DECW dst dst dst - 1	RR IR	80 81	-***				
DI IMR (7) - 0		8F					
DJNZ r,dst r - r - 1 if $r \neq 0$ PC - PC + dst Range: +127, -128	RA	rA r=0-F					
EI IMR (7) + 1		9F					
INC dst dst dst + 1	r R IR	rE r=0-F 20 21	- * * *				
INCW dst dst dst + 1	RR IR	A0 A1	- * * *				
IRET FLAGS - @SP; SP PC - @SP; SP - SI	← SP + 1 P + 2; IMR (7	BF	* * * * *				
IP cc,dst if cc is true	DA	cD c=0-F					
PC ← dst IR cc,dst if cc is true, PC ← PC + dst Range: +127,-128	RA RA	30 cB c=0-F					
LD dst,src dst src	r Im r R R r X X r r Ir R R R R R R Im Im IR R	rC r8 r9 = 0-F C7 D7 E3 F3 E4 E5 E6 E7 F5					
LDC dst,src dst - src	r Irr Irr r	C2 D2					
LDCI dst,src dst src r r + 1; rr rr + 1	Ir Irr Irr Ir I	C3 D3					


Instruction	Addr	Mode	Opcode	Flags Affected				
and Operation	dst	STC	Byte (Hex)	CZSVDH				
LDE dst,src dst + src	r Irr	Irr r	82 92					
LDEI dst,src dst ← src r ← r + 1; rr ← rr +	Ir Irr	Irr Ir	83 93					
NOP			FF					
OR dst, src dst - dst OR src	(Not	te l)	4,□	- * * 0				
POP dst dst - @ SP SP - SP + 1	R IR		50 51					
PUSH src SP - SP - 1; @ SP -	- src	R IR	70 71					
RCF C - 0			CF	0				
RET PC - @ SP; SP - S	P + 2		AF					
RL dst] R IR		90 91	* * * *				
RLC dst	R IR		10 11	* * * *				
RR dst	□ R IR		EO El	* * * *				
RRC dst] R IR		C0 C1	* * * *				
SBC dst,src dst - dst - src - C	(Note	e 1)	3□	* * * * 1 *				
SCF C - 1			DF	1				
SRA dst] R IR		D0 D1	* * * 0				
SRP src RP — src		Im	31					
SUB dst,src dst - dst - src	(Note	e l)	2□	* * * * 1 *				
SWAP dst	R IR		FO F1	x * * x				
TCM dst,src (NOT dst) AND src	(Note	1)	6□	- * * 0				
TM dst, src dst AND src	(Note	1)	7□	- * * 0				
XOR dst,src dst dst XOR src	(Note	1)	В□	- * * 0				
Note 1		•,,	-					

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \square in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, to determine the opcode of an ADC instruction use the addressing modes r (destination) and Ir (source). The result is 13.

Addr	Mode	Lower
dst	STC	Opcode Nibble
г	r	2
г	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7










Figure 13. Control Registers




Figure 13. Control Registers (Continued)

Opcode Map	•						Low	er Nibbl	e (Hex)							
p	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	6, 5 DEC R ₁	6,5 DEC IR ₁	6, 5 ADD 11, 12	6, 5 ADD r ₁ , Ir ₂			10, 5 ADD R ₁ , IM		6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r1, RA	12/10,0 JR cc, RA	6,5 LD r1, IM	12/10,0 JP cc, DA	6,5 INC r1	
1	6,5 RLC R ₁	6,5 RLC IR ₁	6, 5 ADC r1, r2	6, 5 ADC r1, Ir2		10, 5 ADC IR ₂ , R ₁	10, 5 ADC R ₁ , IM									
2	6, 5 INC R ₁	6,5 INC IR ₁	6, 5 SUB 11, 12	6, 5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10,5 SUB IR1,IM								
3	8,0 JP IRR ₁	6, 1 SRP IM	6, 5 SBC r1, r2	6, 5 SBC r1, Ir2	10,5 SBC R ₂ , R ₁	10,5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10,5 SBC IR1,IM								
4	8,5 DA R ₁	8,5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10, 5 OR R ₁ , IM	10,5 OR IR1,IM								-
5	10, 5 POP R ₁	10,5 POP IR ₁	6, 5 AND 11, 12	6,5 AND r ₁ , Ir ₂	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10,5 AND IR ₁ , IM								
6	6,5 COM R ₁	6,5 COM IR ₁	6, 5 TCM r1, r2	6, 5 TCM r ₁ , Ir ₂	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10,5 TCM R ₁ ,IM	10, 5 TCM IR ₁ , IM								
7	10/12, 1 PUSH R ₂		6, 5 TM r1, r2	6, 5 TM r1, Ir2	10, 5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ , IM								
8	10, 5 DECW RR1	10,5 DECW IR ₁	12,0 LDE r1, Irr2	18,0 LDEI Ir1, Irr2												6, D
9	6, 5 RL R ₁	6, 5 RL IR ₁	12,0 LDE r2, Irr1	18,0 LDEI Ir2,Irr1												6, i
A	10,5 INCW RR ₁	10,5 INCW IR ₁	6, 5 CP r1, r2	6, 5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10,5 CP IR ₁ ,IM								14, RE
В	6,5 CLR R ₁	6,5 CLR IR ₁	6, 5 XOR 11, 12	6, 5 XOR r ₁ , Ir ₂	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10,5 XOR IR1,IM								16,
С	6, 5 RRC R ₁	6,5 RRC IR ₁	12, 0 LDC r1, Irr2	18,0 LDCI Ir1, Irr2				10,5 LD 11, x, R ₂							į	6, RC
D	6, 5 SRA R ₁	6, 5 SRA IR ₁	12,0 LDC r ₂ , Irr ₁	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD 12, x, R1								6, 5 SC
E	6,5 RR R ₁	6, 5 RR IR ₁		6, 5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10,5 LD IR ₂ , R ₁	10,5 LD R ₁ ,IM	10, 5 LD IR ₁ , IM								6, 5 CC
F	8,5 SWAP R ₁	8,5 SWAP IR ₁		6, 5 LD Ir 1, r2		10, 5 LD R ₂ , IR ₁										6,0 NO
rtes per		_				~					~					_
struction	1	2		Lower Opcode Nibble	•	3					2			3	1	l
Execution V Pipeline Cycles Upper Opcode A CP Mnemonic Nibble R2, R1								egend:	Nalatara							
				ſ					r F	t = 8-Bit A = 4-Bit A l ₁ or r ₁ = l ₂ or r ₂ =	lddress Dst Addre Src Addre					
		Ope	First rand	~ `	Seco Oper	ond rand				C		First Ope		econd Op		

^{*2-}byte instruction; fetch cycle appears as a 3-byte instruction

Absolute
Maximum
Ratings

Voltages on all pins
with respect to GND.....-0.3 V to +7.0 V
Operating Ambient
Temperature.....See Ordering Information
Storage Temperature....-65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The Ordering Information section lists package

temperature ranges and product numbers. Pack-

age drawings are in the Package Information

for additional documentation.

section in this book. Refer to the Literature List

Standard Test Conditions


The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin.


Standard conditions are:

 \Box +4.75 V \leq V_{CC} \leq +5.25 V

 \square GND = 0 V

 $\square \ 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +70^{\circ}\text{C}^{\star}$





CLOCK 74LS04 74LS04 74LS04 XTAL2

— XTAL1

— XTAL1

— CL = 15 pf MAX

Figure 14. Test Load 1

Figure 15. Test Load 2

Figure 16. TTL External Clock Interface Circuit (Both the clock and its complement are required)

DC Characteristics

Symb	ool Parameter	Min	Мах	Unit	Condition	Notes
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	V	Driven by External Clock Generator	
$v_{\scriptscriptstyle{\mathrm{CL}}}$	Clock Input Low Voltage	-0.3	0.8	v	Driven by External Clock Generator	
$\overline{v_{IH}}$	Input High Voltage	2.0	V _{CC}	v		
v_{iL}	Input Low Voltage	-0.3	0.8	v		
V _{RH}	Reset Input High Voltage	3.8	V _{CC}	v		
v_{RL}	Reset Input Low Voltage	-0.3	0.8	v		
V _{OH}	Output High Voltage	2.4		v	$I_{OH} = -250 \mu\text{A}$	1
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$	1
I _{IL}	Input Leakage	-10	10	μA	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$	
I _{OL}	Output Leakage	-10	10	μA	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$	
I _{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$	
I_{CC}	V _{CC} Supply Current		180	mA		

^{1.} For A₀-A₁₁, $\overline{\text{MDS}}$, $\overline{\text{SYNC}}$, SCLK and IACK on the Z8612 version, I_{OH} = -100 μA and I_{OL} = 1.0 mA.

External I/O or Memory Read and Write Timing




Figure 17. External I/O or Memory Read/Write

No.	Symbol	Parameter	Z8611/2/3-8 Min Max	Z8611/ Min	2/3-12 M ax	Notes*†°
1	TdA(AS)	Address Valid to $\overline{\text{AS}}$ † Delay	50	35		2,3
2	TdAS(A)	ĀS ↑ to Address Float Delay	70	45		2,3
3	TdAS(DR)	AS 1 to Read Data Required Valid	360		220	1,2,3
4	TwAS	AS Low Width	80	55		2,3
5	Td Ā z(DS)	Address Float to $\overline{\rm DS}$ \downarrow	0	0		
6 –	- TwDSR	— DS (Read) Low Width —————	250	185 —		1,2,3
7	TwDSW	DS (Write) Low Width	160	110		1,2,3
8	TdDSR(DR)	DS ↓ to Read Data Required Valid	200		130	1,2,3
9	ThDR(DS)	Read Data to DS † Hold Time	0	0		
10	TdDS(A)	DS † to Address Active Delay	70	45		2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70	55		2,3
12 –	- TdR/W(AS) -	— R/W Valid to AS † Delay ——————	50	30		2,3
13	TdDS(R/W)	DS to R/W Not Valid	60	35		2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50	35		2,3
15	TdDS(DW)	DS 1 to Write Data Not Valid Delay	70	45		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid	410		255	1,2,3
17	TdAS(DS)	ĀS ↑ to DS ↓ Delay	80	55		2,3

NOTES:

- 1. When using extended memory timing add $2\,\mathrm{TpC}$.
- 2. Timing numbers given are for minimum TpC.
- 3. See clock cycle time dependent characteristics table.
- t Test Load 1
- $^{\circ}\,$ All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
- * All units in nanoseconds (ns).




Figure 18. Additional Timing

		_		Z8611/2/3-8			
No.	Symbol	Parameter	Min	Мах	Min	Мах	Notes*
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		1
4	TwTinL	Timer Input Low Width	100		70		2
5 —	— TwTinH ——	— Timer Input High Width ————	3TpC		— 3ТpC -		2
6	TpTin	Timer Input Period	8TpC		8TpC		2
7	TrTin, TfTin	Timer Input Rise And Fall Times		100		100	2
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		3TpC		2,3

NOTES:

- 1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V for
- a logic "0".

 2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

- 3. Interrupt request via Port 3 (P3₁-P3₃).
 4. Interrupt request via Port 3 (P3₀).
 * Units in nanoseconds (ns).

Z8612, Z8613 **Memory Port** Timing



Figure 19. Memory Port Timing

			Z8611/2/	3-8 Z8 611.	Z8611/2/3-12	
No.	Symbol	Parameter	Min M	lax Min	Max	Notes*
1	TdA(DI)	Address Valid to Data Input Delay	4	160	320	1,2
2	ThDI(A)	Data In Hold Time	0	0		1

NOTES:

- NOTES:

 1. Test Load 2

 2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: 28611/2/3 = 5 TpC 165

 28611/2/3-12 = 5 TpC 95

* Units are nanoseconds unless otherwise specified.

Handshake DATA IN VALID DATA IN Timing DAV (INPUT) **①**

RDY (OUTPUT)

Figure 20a. Input Handshake




Figure 20b. Output Handshake

			Z8611/2/3-8		Z8611/2/3-12		
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5—	– TdDAVOf(RDY)	-DAV ↓ Output to RDY ↓ Delay ————			o		1,3
6	TdDAVIr(RDY)	DAV † Input to RDY † Delay		175		120	1,2
7	TdDAV0rRDY)	DAV † Output to RDY † Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		1
9	TdRDY(DAV)	Rdy ↓ Input to DAV 1 Delay	0	200	0	140	l

- NOTES:

 1. Test load 1

 2. Input handshake

 3. Output handshake

 4. All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

٠	Units	in	nanoseconds	(ns)

Clock- Cycle-Time-	Number	Symbol	Z8611/2/3-8 Equation	Z8611/2/3-12 Equation
Dependent	1	TdA(AS)	T _P C-75	TpC-50
Characteristics	2	TdAS(A)	TpC-55	TpC-40
	3	TdAS(DR)	4TpC-140*	4TpC-110*
	4	TwAS	T _p C-45	TpC-30
	6 ——	— TwDSR —		3TpC-65*
	7	TwDSW	2TpC-90*	2TpC-55*
	8	TdDSR(DR)	3TpC-175*	3TpC-120*
	10	Td(DS)A	T _P C-55	TpC-40
	11	TdDS(AS)	T _p C-55	TpC-30
	12	TdR/W(AS)		TpC-55
	13	TdDS(R/W)	TpC-65	TpC-50
	14	TdDW(DSW)	TpC-75	TpC-50
	15	TdDS(DW)	TpC-55	TpC-40
	16	TdA(DR)	5TpC-215*	5TpC-160*
	17	TdAS(DS)	TpC-45	T _p C-30

 $^{^{\}star}$ Add 2TpC when using extended memory timing

ORDERING INFORMATION

Z8 MCU, 4K ROM, 8.0 MHz 40-pin DIP 44-pin PCC Z8611 PS Z8611 VS†

Z8611 CS Z8611 PE Z8611 CE

Z8611 CM*

Z8 MCU, 4K ROM, 12.0 MHz 40-pin DIP 44-pin PCC

Z8611-12 PS Z8611-12 CS Z8611-12 VS†

Z8 MCU, 4K XROM, 8.0 MHz 64-pin DIP 68-pin PCC Z8612 PS Z8612 VS†

Z8612 CE

Z8613 TS+ Z8 MCU, 4K XROM, 12.0 MHz

Z8 MCU, 4K XROM, 12.0 MHz

28 MCU, 4K XROM, 8.0 MHz

68-pin PCC

Z8612-12 VS†

40-pin Protopack Z8613-12 RS Z8613-12 TS+

64-pin DIP

Z8613 RS Z8613 RE

Z8612-12 PS

40-pin Protopack

Codes

First letter is for package; second letter is for temperature.

C = Ceramic DIP

P = Plastic DIP L = Ceramic LCC V = Plastic PCC

R = Protopack

= Low Profile Protopack DIP = Dual-In-Line Package LCC = Leadless Chip Carrier PCC = Plastic Chip Carrier (Leaded)

TEMPERATURE

S = 0°C to +70°C E = -40 °C to +85 °C M*= -55°C to +125°C FLOW

B = 883 Class B

Example: PS is a plastic DIP, 0°C to +70°C.

00-2038-03

[†]Available soon.

^{*}For Military Orders, contact your local Zilog Sales Office for Military Electrical Specifications.