



## 3X38FTR 208-Pin SQFP OCTAL-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX

### Overview

The 3X38FTR 208-Pin SQFP is an eight-channel, single-chip complete transceiver designed specifically for dual-speed 10Base-T, 100Base-TX, and 100Base-FX switches and repeaters. It supports simultaneous operation in three separate *IEEE* \* standard modes: 10Base-T, 100Base-TX, and 100Base-FX. The 3X38 uses 0.25  $\mu\text{m}$  low-power CMOS to achieve extremely low power dissipation and operates from a single 3.3 V power supply.

Each channel implements the following:

- 10Base-T transceiver function of *IEEE* 802.3.
- 100Base-TX transceiver function of *IEEE* 802.3u.
- 100Base-FX transceiver function of *IEEE* 802.3u.
- Autonegotiation of *IEEE* 802.3u.
- MII management of *IEEE* 802.3u.

The 3X38 supports operations over two pairs of unshielded twisted-pair (UTP) cable (10Base-T and 100Base-TX) and over fiber-optic cable (100Base-FX).

It has been designed with a flexible system interface that allows configuration for optimum performance and effortless design. The individual per-port system interface can be configured as 10 Mb/s, or 100 Mb/s reduced MII (RMII), or 10 Mb/s, or 100 Mb/s serial MII (SMII).

### Features

#### 10 Mb/s Transceiver

- Compatible with *IEEE* 802.3 10Base-T standard for category 3 unshielded twisted-pair (UTP) cable.
- Compatible with the reduced MII (RMII) specification of the RMII consortium version 1.2.
- Selectable 7-pin RMII or 2-pin serial MII (SMII).

- Autopolarity detection and correction.
- Adjustable squelch level for extended line length capability (two levels).
- On-chip filtering eliminates the need for external filters.
- Half- and full-duplex operations.

#### 100 Mb/s TX Transceiver

- Compatible with *IEEE* 802.3u PCS (clause 23), PMA (clause 24), autonegotiation (clause 28), and PMD (clause 25) specifications.
- Compatible with the reduced MII (RMII) specification of the RMII consortium version 1.2.
- Selectable 7-pin RMII, 2-pin SMII (serial MII).
- Scrambler/descrambler bypass.
- Selectable carrier sense signal generation (CRS) asserted during either transmission or reception in half duplex (CRS asserted during reception only in full duplex).
- Full- or half-duplex operations.
- On-chip filtering and adaptive equalization that eliminates the need for external filters.

#### 100 Mb/s FX Transceiver

- Pseudo-ECL compatible input/output for 100Base-FX support (with fiber-optic signal detect).
- Compatible with *IEEE* 802.3u 100Base-FX standard.
- Reuses existing twisted-pair I/O pins for compatible fiber-optic transceiver pseudo-ECL (PECL) data:
  - No additional data pins required.
  - Reuses existing 3X38 pins for fiber-optic signal detect (FOSD) inputs.

\* *IEEE* is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

## **Features** (continued)

- Fiber mode automatically configures port:
  - Disables autonegotiation.
  - Disables 10Base-T.
  - Enables 100Base-FX far-end fault signaling.
  - Disables MLT-3 encoder/decoder.
  - Disables scrambler/descrambler.
- FX mode enable is pin- or register-selectable on an individual per-port basis.

## **General**

- Low power dissipation (<0.4 W per port).
- Autonegotiation (*IEEE* 802.3u, clause 28):
  - Fast link pulse (FLP) burst generator.
  - Arbitration function.
- Supports the station management protocol and frame format (clause 22):
  - Basic and extended registers.
  - Supports next page mode.
  - Accepts preamble suppression.
  - Maskable status interrupts.
  - 12.5 MHz MDC clock rate.
- Supports the following management functions via pins if MII station management is unavailable:
  - Speed select.
  - Scrambler/descrambler bypass.
  - Full duplex.
  - No link pulse mode.
  - Carrier sense select.
  - Autonegotiation.
  - FX mode select.
- Single 50 MHz/125 MHz clock input in RMII and SMII modes, respectively.
- Supports half- and full-duplex operations.
- Provides four LED status signals:
  - Activity (transmit or receive). Optional LED blink mode (500 ms on, 500 ms off or 2.5 s on, 2.5 s off) or pulse stretch mode (40 ms—80 ms).
  - Full duplex or collision, automatically configured.
  - Link integrity.
  - Speed indication.
- Internally generated power-on-reset configures 3X38 automatically on powerup.
- Serial LED output stream for additional status monitoring.
- Bicolor LED mode.
- LED drivers on-chip (8 mA—10 mA). Drivers can be turned off when LED is not used (power saving).
- Per-channel powerdown mode for 10 Mb/s and 100 Mb/s operation.
- Loopback for 10 Mb/s and 100 Mb/s operation.
- Internal pull-up or pull-down resistors to set default configuration during powerup.
- 0.25  $\mu$ m low-power CMOS technology.
- 208-pin SQFP package.
- JTAG boundary scan.
- Single 3.3 V power supply.

## Table of Contents

<b>Contents</b>	<b>Page</b>
Overview.....	1
Features.....	1
10 Mbits/s Transceiver.....	1
100 Mbits/s TX Transceiver.....	1
100 Mbits/s FX Transceiver.....	1
General.....	2
Description.....	5
RMII Mode.....	5
SMII Mode.....	5
LED Control.....	5
Clocking.....	5
FX Mode.....	5
Single-Channel Detail Functions.....	7
Block Diagrams.....	8
Pin Information.....	10
Pin Diagram for RMII Mode.....	10
Pin Diagram for SMII Mode.....	11
Pin Maps.....	15
Pin Descriptions.....	16
Functional Description.....	27
Reduced Media Independent Interface (RMII).....	27
RMII/SMII Interface.....	29
Media Independent Interface (MII)—Internal.....	31
100Base-X Module.....	32
100Base-TX Transceiver.....	36
10Base-T Module.....	37
Operation Modes.....	37
LED Operational Modes.....	39
Reset Operation.....	43
MII Station Management.....	44
Basic Operation.....	44
Unmanaged Operations.....	45
Register Information.....	46
Register Descriptions.....	46
Absolute Maximum Ratings.....	56
Clock Timing.....	57
Outline Diagram.....	63
208-Pin SQFP.....	63

<b>Tables</b>	<b>Page</b>
Table 1. 3X38 Signal in Alphanumeric Sequence According to Pin Number.....	12
Table 2. 3X38 RMII/SMII Pin Map.....	15
Table 3. RMII/SMII Interface Pins.....	16
Table 4. MII Management.....	17
Table 5. 10/100 Mbits/s Twisted-Pair (TP) Interface Pins.....	18
Table 6. LED and Configuration Pins.....	18
Table 7. Table Test Mode Pins.....	24
Table 8. Clock, Reset, FOSD, and Special Configuration Pins.....	25
Table 9. Power, Ground, and No Connects.....	26
Table 10. Receive Data/Status Encoding.....	30
Table 11. Symbol Code Scrambler.....	33
Table 12. LED Modes.....	40
Table 13. Serial LED Pin Descriptions.....	41
Table 14. Serial LED Port Order.....	41
Table 15. Bicolor Mode.....	42
Table 16. Bicolor LED Mode Descriptions.....	43
Table 17. MII Management Frame Format.....	44
Table 18. MII Management Frames—Field Descriptions.....	44

**Table of Contents (continued)**

<b>Tables (continued)</b>	<b>Page</b>
Table 19. PHY Addresses .....	45
Table 20. Output Pins .....	45
Table 21. Summary of Management Registers (MR) .....	46
Table 22. MR0—Control Register Bit Descriptions.....	46
Table 23. MR1—Status Register Bit Descriptions .....	47
Table 24. MR2, MR3—PHY Identification Registers (1 and 2) Bit Descriptions.....	48
Table 25. MR4—Autonegotiation Advertisement Register Bit Descriptions .....	48
Table 26. MR5—Autonegotiation Link Partner Ability (Base Page) Register Bit Descriptions.....	49
Table 27. MR5—Autonegotiation Link Partner (LP) Ability Register (Next Page) Bit Descriptions.....	49
Table 28. MR6—Autonegotiation Expansion Register Bit Descriptions.....	50
Table 29. MR7—Next Page Transmit Register Bit Descriptions .....	50
Table 30. MR20—LED and FIFO Configuration .....	51
Table 31. MR21—RXER Counter .....	51
Table 32. MR28—Device-Specific Register 1 (Status Register) Bit Descriptions.....	52
Table 33. MR29—Device-Specific Register 2 (100 Mbits/s Control) Bit Descriptions .....	53
Table 34. MR30—Device-Specific Register 3 (10 Mbits/s Control) Bit Descriptions .....	54
Table 35. MR31—Device-Specific Register 4 (Quick Status) Bit Descriptions .....	55
Table 36. Absolute Maximum Ratings .....	56
Table 37. Operating Conditions .....	56
Table 38. dc Characteristics .....	56
Table 39. System Clock (RMII Mode) .....	57
Table 40. Management Clock.....	57
Table 41. RMII Receive Timing.....	58
Table 42. RMII Transmit Timing .....	58
Table 43. Transmit Timing.....	59
Table 44. SMII Timing.....	59
Table 45. Receive Timing .....	60
Table 46. Reset and Configuration Timing .....	61
Table 47. PMD Characteristics .....	62

<b>Figures</b>	<b>Page</b>
Figure 1. 3X38 Device Overview .....	6
Figure 2. 3X38 Single-Channel Detail Functions .....	7
Figure 3. Typical Single-Channel Twisted-Pair (TP) Interface .....	8
Figure 4. Typical Single-Channel Fiber-Optic (FX) Interface .....	9
Figure 5. 3X38 Pinout for RMII Mode.....	10
Figure 6. 3X38 Pinout for SMII Mode .....	11
Figure 7. Functional Description .....	27
Figure 8. RMII Receive Timing from Internal MII Signals.....	28
Figure 9. SMII Connection Diagram.....	29
Figure 10. Receive Sequence Diagram .....	29
Figure 11. Transmit Sequence Diagram .....	30
Figure 12. 100Base-X Data Path .....	32
Figure 13. 10Base-T Module Data Path.....	37
Figure 14. Timing Diagram.....	42
Figure 15. Hardware Reset Configuration.....	43
Figure 16. System Clock .....	57
Figure 17. Management Clock .....	57
Figure 18. RMII Receive Timing.....	58
Figure 19. RMII Transmit Timing .....	58
Figure 20. Transmit Timing.....	59
Figure 21. SMII Timing.....	59
Figure 22. Receive Timing .....	60
Figure 23. Reset and Configuration Timing.....	61
Figure 24. PMD Characteristics .....	62

## Description

### RMII Mode

The reduced media independent interface (RMII) is a low pin count interface specification promulgated by the RMII consortium. This specification reduces the total number of pins from 16 for the *IEEE* 802.3U MII interface to seven for the RMII. Architecturally, the RMII specification provides for an additional reconciliation sublayer on either side of the MII but, in the 3X38, has been implemented in the absence of the MII.

The management interface (MDIO/MDC) remains identical to that defined in *IEEE* 802.3u.

The RMII specification has the following characteristics:

- It supports 10 Mbps/s and 100 Mbps/s data rates.
- A single 50 MHz clock reference is sourced from MAC to PHY or from an external shared source.
- It provides independent 2-bit wide transmit and receive data paths.

### SMII Mode

The serial media independent interface (SMII) is a low pin count interface specification promulgated by *Cisco*\*. This specification reduces the total number of pins from 16 for the *IEEE* 802.3u MII interface to two for the SMII. Architecturally, the SMII specification provides for an additional reconciliation sublayer on either side of the MII but, in the 3X38, has been implemented in the absence of the MII.

The management interface (MDIO/MDC) remains identical to that defined in *IEEE* 802.3u.

The SMII specification has the following characteristics:

- It supports 10 Mbps/s and 100 Mbps/s data rates.
- A single 125 MHz clock reference is sourced from MAC to PHY or from an external shared source.
- It provides independent serial transmit and receive data paths.

## LED Control

LEDs can be accessed in one of the following modes:

- Serial mode. In this mode, all of the LEDs are time-division multiplexed onto one pin, with a second pin acting as the clock and a third as a strobe. All LEDs and all channels share the same pins.
- Parallel mode. In this mode, each LED and each channel has its own pin. There is a total of four LED pins per channel for a total of 32 pins.
- Bicolor mode. In this mode, each channel has two outputs to control a bicolor LED. One LED can be used for each port, indicating link and activity.

In all modes, the LEDs can be operated as follows:

- LED stretch.
- LED blink.
- No stretch or blink.

## Clocking

The 3X38 operates with a 50 MHz clock input when in the RMII mode, and with a 125 MHz clock input when in the SMII mode.

## FX Mode

Each individual port of the 3X38 can be operated in 100Base-FX mode by selecting it through the pin program option (FX\_MODE\_EN[7:0]), or through the register bit (register 29, bit 0).

When operating in FX mode, the twisted-pair I/O pins are reused as the fiber-optic transceiver I/O data pins, and the fiber-optic signal detect (FOSD) inputs are enabled.


When a port is placed in FX mode, it will automatically configure the port for 100Base-FX operation (and the register bit control will be ignored) such that:

- The far-end fault signaling option will be enabled.
- The MLT-3 encoding/decoding will be disabled.
- Scrambler/descrambler will be disabled.
- Autonegotiation will be disabled.
- The signal detect inputs will be activated.
- 10Base-T will be disabled.

\* *Cisco* is a registered trademark of Cisco Systems.

Description (continued)

Device Overview




5-6878(F).c

Figure 1. 3X38 Device Overview

Description (continued)

Single-Channel Detail Functions




5-5136(F).kr2

Figure 2. 3X38 Single-Channel Detail Functions

Description (continued)

Block Diagrams

Single-Channel Twisted-Pair Interface




5-5433(F).sr1

Figure 3. Typical Single-Channel Twisted-Pair (TP) Interface



**Description** (continued)

**Single-Channel Fiber-Optic Interface**




\* These terminations per fiber modules recommendation (as shown for *Siemens*<sup>†</sup> V23809-C8-C10).  
<sup>†</sup> *Siemens* is a registered trademark of Siemens Aktiengesellschaft.

5-5433(F).qr1

**Figure 4. Typical Single-Channel Fiber-Optic (FX) Interface**

Pin Information

Pin Diagram for RMI Mode



5-8123(F)

Figure 5. 3X38 Pinout for RMI Mode

Pin Information (continued)

Pin Diagram for SMI Mode




Figure 6. 3X38 Pinout for SMI Mode

5-8124(F).r1

**Pin Information** (continued)

**Table 1. 3X38 Signal in Alphanumeric Sequence According to Pin Number**

Name	RMII Mode Name	SMII Mode Name
1	Vss	Vss
2	ACTLED_5	ACTLED_5
3	ACTLED_4	ACTLED_4
4	ACTLED_3	ACTLED_3
5	ACTLED_2	ACTLED_2
6	ACTLED_1	ACTLED_1
7	ACTLED_0	ACTLED_0
8	RRXD0_7	NC
9	RRXD1_7	NC
10	RCRS_DV_7	STXD_7
11	RRXER_7	NC
12	RTXD1_7	NC
13	RTXEN_7	NC
14	RCRS_DV_6	STXD_6
15	VDD	VDD
16	RRXER_6	NC
17	RRXD1_6	NC
18	RRXD0_6	NC
19	RTXD0_7	SRXD_7
20	RTXD1_6	NC
21	RTXEN_6	NC
22	RTXD0_6	SRXD_6
23	RRXD1_5	NC
24	RCRS_DV_5	STXD_5
25	RRXER_5	SSYNC_7:4
26	RRXD0_5	NC
27	RTXD1_5	NC
28	RTXD0_5	SRXD_5
29	RCRS_DV_4	STXD_4
30	VDD	VDD
31	RTXEN_5	NC
32	RRXD1_4	NC
33	RTXD0_4	SRXD_4
34	RRXER_4	NC
35	RRXD0_4	NC
36	RTXD1_4	NC
37	RCRS_DV_3	STXD_3
38	RTXEN_4	NC
39	RRXD1_3	NC
40	RRXD0_3	NC
41	RTXD0_3	SRXD_3
42	RTXD1_3	NC
43	RRXER_3	NC

Name	RMII Mode Name	SMII Mode Name
44	RCRS_DV_2	STXD_2
45	VDD	VDD
46	RTXEN_3	NC
47	RRXD1_2	NC
48	RTXD0_2	SRXD_2
49	RRXER_2	SSYNC_3:0
50	RRXD0_2	NC
51	RTXD1_2	NC
52	RTXEN_2	NC
53	RRXD1_1	NC
54	RCRS_DV_1	STXD_1
55	RRXD0_1	NC
56	RRXER_1	NC
57	RTXD1_1	NC
58	RTXEN_1	NC
59	RTXD0_1	SRXD_1
60	VDD	VDD
61	RRXD1_0	NC
62	RCRS_DV_0	STXD_0
63	RRXD0_0	NC
64	RRXER_0	NC
65	Vss	Vss
66	RTXD1_0	NC
67	O_M	O_M
68	RTXEN_0	NC
69	MASK_STAT_INT	MASK_STAT_INT
70	RTXD0_0	SRXD_0
71	VDD	VDD
72	RESET_NOT	RESET_NOT
73	3-STATE	3-STATE
74	MDC	MDC
75	MDIO	MDIO
76	TMODE4	TMODE4
77	TMODE3	TMODE3
78	TMODE2	TMODE2
79	TMODE1	TMODE1
80	TMODE0	TMODE0
81	IDDQ	IDDQ
82	VDD	VDD
83	TCLK	TCLK
84	TRST	TRST
85	TMS	TMS
86	TDO	TDO

**Pin Information** (continued)

**Table 1. 3X38 Signal in Alphanumeric Sequence According to Pin Number** (continued)

Name	RMII Mode Name	SMII Mode Name
87	Vss	Vss
88	Vss	Vss
89	NC	NC
90	Vss	Vss
91	NC	NC
92	Vss	Vss
93	NC	NC
94	NC	NC
95	NC	NC
96	Vss	Vss
97	NC	NC
98	Vss	Vss
99	NC	NC
100	Vss	Vss
101	NC	NC
102	Vss	Vss
103	NC	NC
104	Vss	Vss
105	TPOUT+0	TPOUT+0
106	TPOUT-0	TPOUT-0
107	TPOUT+1	TPOUT+1
108	TPOUT-1	TPOUT-1
109	TPOUT+2	TPOUT+2
110	TPOUT-2	TPOUT-2
111	TPOUT+3	TPOUT+3
112	TPOUT-3	TPOUT-3
113	TPOUT+4	TPOUT+4
114	TPOUT-4	TPOUT-4
115	TPOUT+5	TPOUT+5
116	TPOUT-5	TPOUT-5
117	TPOUT+6	TPOUT+6
118	TPOUT-6	TPOUT-6
119	TPOUT+7	TPOUT+7
120	TPOUT-7	TPOUT-7
121	Vss	Vss
122	REXT10	REXT10
123	REXT100	REXT100
124	VDDA	VDDA
125	Vss	Vss
126	RMCLK	RMCLK
127	VDDPLL	VDDPLL
128	VDDA	VDDA
129	REXTBS	REXTBS

Name	RMII Mode Name	SMII Mode Name
130	Vss	Vss
131	TPIN-0	TPIN-0
132	TPIN+0	TPIN+0
133	VDDA	VDDA
134	Vss	Vss
135	TPIN-1	TPIN-1
136	TPIN+1	TPIN+1
137	VDDA	VDDA
138	TPIN-2	TPIN-2
139	TPIN+2	TPIN+2
140	VDDA	VDDA
141	TPIN-3	TPIN-3
142	TPIN+3	TPIN+3
143	VDDA	VDDA
144	Vss	Vss
145	TPIN-4	TPIN-4
146	TPIN+4	TPIN+4
147	VDDA	VDDA
148	TPIN-5	TPIN-5
149	TPIN+5	TPIN+5
150	VDDA	VDDA
151	TPIN-6	TPIN-6
152	TPIN+6	TPIN+6
153	VDDA	VDDA
154	TPIN-7	TPIN-7
155	TPIN+7	TPIN+7
156	VDDA	VDDA
157	Vss	Vss
158	Vss	Vss
159	Vss	Vss
160	Vss	Vss
161	TDI	TDI
162	LINKLED_7	LINKLED_7
163	LINKLED_6	LINKLED_6
164	LINKLED_5	LINKLED_5
165	LINKLED_4	LINKLED_4
166	LINKLED_3	LINKLED_3
167	VDD	VDD
168	LINKLED_2	LINKLED_2
169	LINKLED_1	LINKLED_1
170	LINKLED_0	LINKLED_0
171	FDUPLED_7	FDUPLED_7
172	FDUPLED_6	FDUPLED_6

**Pin Information** (continued)

**Table 1. 3X38 Signal in Alphanumeric Sequence According to Pin Number** (continued)

Name	RMII Mode Name	SMII Mode Name
173	FDUPLED_5	FDUPLED_5
174	VDD	VDD
175	FDUPLED_4	FDUPLED_4
176	FDUPLED_3	FDUPLED_3
177	FOSD7	FOSD7
178	FOSD6	FOSD6
179	FOSD5	FOSD5
180	FOSD4	FOSD4
181	FOSD3	FOSD3
182	FOSD2	FOSD2
183	FOSD1	FOSD1
184	FOSD0	FOSD0
185	VDDA	VDDA
186	ATBOP	ATBOP
187	ATBON	ATBON
188	PECN	PECN
189	PECP	PECP
190	VDDA	VDDA

Name	RMII Mode Name	SMII Mode Name
191	VDDA	VDDA
192	VSS	VSS
193	VDD	VDD
194	VSS	VSS
195	FDUPLED_2	FDUPLED_2
196	FDUPLED_1	FDUPLED_1
197	FDUPLED_0	FDUPLED_0
198	SPEEDLED_7	SPEEDLED_7
199	SPEEDLED_6	SPEEDLED_6
200	SPEEDLED_5	SPEEDLED_5
201	SPEEDLED_4	SPEEDLED_4
202	VDD	VDD
203	SPEEDLED_3	SPEEDLED_3
204	SPEEDLED_2	SPEEDLED_2
205	SPEEDLED_1	SPEEDLED_1
206	SPEEDLED_0	SPEEDLED_0
207	ACTLED_7	ACTLED_7
208	ACTLED_6	ACTLED_6

**Pin Information** (continued)

**Pin Maps**

**Table 2. 3X38 RMII/SMII Pin Map**

Pin Number	RMII Mode Pins	I/O	SMII Mode Pins	I/O
70	RTXD0_0	I	SRXD_0	O
68	RTXEN_0	I	NC	—
66	RTXD1_0	I	NC	—
64	RRXER_0	O	NC	—
63	RRXD0_0	O	NC	—
62	RCRS_DV_0	O	STXD_0	I
61	RRXD1_0	O	NC	—
59	RTXD0_1	I	SRXD_1	O
58	RTXEN_1	I	NC	—
57	RTXD1_1	I	NC	—
56	RRXER_1	O	NC	—
55	RRXD0_1	O	NC	—
54	RCRS_DV_1	O	STXD_1	I
53	RRXD1_1	O	NC	—
52	RTXEN_2	I	NC	—
51	RTXD1_2	I	NC	—
50	RRXD0_2	O	NC	—
49	RRXER_2	O	SSYNC_3:0	I
48	RTXD0_2	I	SRXD_2	O
47	RRXD1_2	O	NC	—
44	RCRS_DV_2	O	STXD_2	I
46	RTXEN_3	I	NC	—
43	RRXER_3	O	NC	—
42	RTXD1_3	I	NC	—
41	RTXD0_3	I	SRXD_3	O
40	RRXD0_3	O	NC	—
39	RRXD1_3	O	NC	—
37	RCRS_DV_3	O	STXD_3	I
38	RTXEN_4	I	NC	—
36	RTXD1_4	I	NC	—
35	RRXD0_4	O	NC	—
34	RRXER_4	O	NC	—
33	RTXD0_4	I	SRXD_4	O
32	RRXD1_4	O	NC	—
29	RCRS_DV_4	O	STXD_4	I
31	RTXEN_5	I	NC	—
28	RTXD0_5	I	SRXD_5	O

**Pin Information** (continued)

**Table 2. 3X38 RMII/SMII Pin Map** (continued)

Pin Number	RMII Mode Pins	I/O	SMII Mode Pins	I/O
27	RTXD1_5	I	NC	—
26	RRXD0_5	O	NC	—
25	RRXER_5	O	SSYNC_7:4	I
24	RCRS_DV_5	O	STXD_5	I
23	RRXD1_5	O	NC	—
22	RTXD0_6	I	SRXD_6	O
21	RTXEN_6	I	NC	—
20	RTXD1_6	I	NC	—
18	RRXD0_6	O	NC	—
17	RRXD1_6	O	NC	—
16	RRXER_6	O	NC	—
14	RCRS_DV_6	O	STXD_6	I
19	RTXD0_7	I	SRXD_7	O
13	RTXEN_7	I	NC	—
12	RTXD1_7	I	NC	—
11	RRXER_7	O	NC	—
10	RCRS_DV_7	O	STXD_7	I
9	RRXD1_7	O	NC	—
8	RRXD0_7	O	NC	—
175	FDUPLED_4/RMII_MODE [TIE LOW]	I	FDUPLED_4/SMII_MODE [TIE HIGH]	I
126	RMCLK 50 MHz CLOCK IN	I	RMCLK 125 MHz CLOCK IN	I

**Pin Descriptions**

**Table 3. RMII/SMII Interface Pins**

Pins	Signal	Type	Description
19, 22, 28, 33, 41, 48, 59, 70	RTXD0_[7:0]/ SRXD_[7:0]	I	<b>RMII Transmit Data 0.</b> Transmit data bit zero, transitions synchronously with RMCLK.
		O	<b>SMII Receive Data and Control.</b> Receive data and control transitions synchronously with RMCLK.
12, 20, 27, 36, 42, 51, 57, 66	RTXD1_[7:0]	I	<b>RMII Transmit Data 1.</b> Transmit data bit one, transitions synchronously with RMCLK.
13, 21, 31, 38, 46, 52, 58, 68	RTXEN_[7:0]	I	<b>RMII Transmit Enable.</b> Transmit enable indicates that the MAC is presenting dibits on RTXEN[1:0] for transmission.
8, 18, 26, 35, 40, 50, 55, 63	RRXD0_[7:0]	O	<b>RMII Receive Data 0.</b> Receive data bit zero, transitions synchronously with RMCLK.
9, 17, 23, 32, 39, 47, 53, 61	RRXD1_[7:0]	O	<b>RMII Receive Data 1.</b> Receive data bit one, transitions synchronously with RMCLK.



**Pin Descriptions** (continued)

**Table 3. RMII/SMII Interface Pins** (continued)

Pins	Signal	Type	Description
10, 14, 24, 29, 37, 44, 54, 62	RCRS_DV_[7:0]/ STXD_[7:0]	O	<b>RMII Carrier Sense and Receive Data Valid.</b> The CRS_DV will be asserted when valid data is being received. This signal is asserted asynchronously.
		I	<b>SMII Transmit Data and Control.</b> This signal transitions synchronously with the RMCLK.
11, 16, 34, 43, 56, 64	RRXER_[7, 6, 4, 3, 1, 0]	O	<b>RMII Receive Error.</b> Receive error is asserted for one or more clock periods to indicate that a coding error or other error was detected in the frame presently being transferred.
49	RRXER_2/ SSYNC_3:0	O	<b>RMII Receive Error.</b> Receive error is asserted for one or more clock periods to indicate that a coding error or other error was detected in the frame presently being transferred.
		I	<b>SMII Sync.</b> Synchronization input to the 3X38 that segments the boundaries between each receive data and control 10-bit segments. This input generates a sync pulse every 10 clock cycles.
25	RRXER_5/ SSYNC_7:4	O	<b>RMII Receive Error.</b> Receive error is asserted for one or more clock periods to indicate that a coding error or other error was detected in the frame presently being transferred.
		I	<b>SMII Sync.</b> Synchronization input to the 3X38 that segments the boundaries between each receive data and control 10-bit segments. There is a sync pulse once every 10 clock cycles.

**Table 4. MII Management**

Pins	Signal	Type	Description
74	MDC	I	<b>Management Data Clock.</b> This is the timing reference for the transfer of data on the MDIO signal. This signal may be asynchronous to RMCLK. The maximum clock rate is 12.5 MHz.  When running MDC above 6.25 MHz, MDC must be synchronous with RMCLK and have a setup time of 15 ns and a hold time of 5 ns with respect to RMCLK.
75	MDIO	I/O	<b>Management Data Input/Output.</b> This I/O is used to transfer control and status information between the 3X38 and the station management. Control information is driven by the station management synchronous with MDC. Status information is driven by the 3X38 synchronous with MDC. This pin requires an external 1.5 kΩ pull-up resistor.
69	MASK_STAT_INT	O	<b>Maskable Status Interrupt.</b> This pin will go low whenever there is a change in status as defined in Table 35 (register 31). This is an open-drain output and requires a 10 kΩ pull-up resistor.

Pin Descriptions (continued)

Table 5. 10/100 Mbits/s Twisted-Pair (TP) Interface Pins

Pin	Signal	Type	Description
155, 152, 149, 146, 142, 139, 136, 132	TPIN+/ FOIN+[7:0]	I	<b>Receive Data.</b> Positive differential received 125 Mbaud MLT3, or 10 Mbaud Manchester data from magnetics.
			<b>Fiber-Optic Data Input.</b> Positive differential received 125 Mbaud pseudo-ECL data from fiber transceiver.
154, 151, 148, 145, 141, 138, 135, 131	TPIN-/ FOIN-[7:0]	I	<b>Receive Data.</b> Negative differential received 125 Mbaud MLT3 or 10 Mbaud Manchester data from magnetics.
			<b>Fiber-Optic Data Input.</b> Negative differential received 125 Mbaud pseudo-ECL data from fiber transceiver.
119, 117, 115, 113, 111, 109, 107, 105	TPOUT+/ FOOUT+[7:0]	O	<b>Transmit Data.</b> Positive differential transmit 125 Mbaud MLT3 or 10 Mbaud Manchester data to magnetics.
			<b>Fiber-Optic Data Output.</b> Positive differential transmit 125 Mbaud pseudo-ECL compatible data to fiber transceiver.
120, 118, 116, 114, 112, 110, 108, 106	TPOUT-/ FOOUT-[7:0]	O	<b>Transmit Data.</b> Negative differential transmit 125 Mbaud MLT3 or 10 Mbaud Manchester data to magnetics.
			<b>Fiber-Optic Data Output.</b> Negative differential transmit 125 Mbaud pseudo-ECL compatible data to fiber transceiver.
177, 178, 179, 180, 181, 182, 183, 184	FOSD[7:0]	I	<b>Fiber-Optic Signal Detect.</b> Pseudo-ECL input signal which indicates whether or not the fiber-optic receive pairs (FOIN±) are receiving valid signal levels. These inputs are ignored when not in fiber mode and should be grounded.

Table 6. LED and Configuration Pins

Pin	Signal	Type	Description
2	ACTLED_5/ BIACTLED_5/ CARIN_EN	O	<b>Activity LED[5].</b> This pin indicates transmit or receive activity on port 5. 10 mA active-high output.
		O	<b>Bicolor Activity LED[5].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Carrier Integrity Enable.</b> At powerup or reset, if this pin is pulled high through a 10 kΩ resistor, it will enable the carrier integrity function of register 29, bit 3, if station management is unavailable.  This pin has an internal 50 kΩ pull-down resistor for normal operation (CARIN_EN is disabled). This input and register bits [29.3] are ORed together.

**Pin Descriptions** (continued)

**Table 6. LED and Configuration Pins** (continued)

Pin	Signal	Type	Description
3	ACTLED_4/ BIACTLED_4/ AUTO_EN	O	<b>Activity LED[4].</b> This pin indicates transmit or receive activity on port 4. 10 mA active-high output.
		O	<b>Bicolor Activity LED[4].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Autonegotiation Enable.</b> At powerup or reset, when this pin is high through a 10 kΩ resistor, autonegotiation is enabled. Pulsing this pin will cause autonegotiation to restart. This input has the same function as register 0, bit 12. This input and the register bit are ANDed together. This pin has an internal 50 kΩ pull-down resistor; default is autonegotiation off.
4	ACTLED_3/ BIACTLED_3/ SCRAM_DESC_BYPASS	O	<b>Activity LED[3].</b> This pin indicates transmit or receive activity on port 3. 10 mA active-high output.
		O	<b>Bicolor Activity LED[3].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Scrambler/Descrambler Bypass.</b> At powerup or reset, this pin may be used to enable the SCRAM_DESC_BYPASS function by pulling this pin high through a 10 kΩ resistor, if station management is unavailable. This is the same function as register 29, bit 4.  This pin has an internal 50 kΩ pull-down resistor for normal operation (scrambler/descrambler ON). This input and the register bit [29.4] are ORed together during powerup and reset.
5	ACTLED_2/ BIACTLED_2/ LITF_EN	O	<b>Activity LED[2].</b> This pin indicates transmit or receive activity on port 2. 10 mA active-high output.
		O	<b>Bicolor Activity LED[2].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Enhanced Link Integrity Test Function.</b> When this input is pulled high at powerup or reset through a 10 kΩ resistor, the 3X38 will detect and change speed from 10 Mbps/s to 100 Mbps/s, when an instantaneous speed change occurs. This pin is ORed with register 30, bit 6. This pin has an internal 50 kΩ pull-up resistor; default is LITF_EN enabled.

Pin Descriptions (continued)

Table 6. LED and Configuration Pins (continued)

Pin	Signal	Type	Description
6	ACTLED_1/ BIACTLED_1/ BLINK_LED_MODE	O	<b>Activity LED[1].</b> This pin indicates transmit or receive activity on port 1. 10 mA active-high output.
		O	<b>Bicolor Activity LED[1].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Blink LED Mode.</b> At powerup or reset, when pulled high through a 10 kΩ resistor (and the STRETCH_LED pin is low), the activity LED output will blink high for 40 ms and low for 40 ms whenever there is activity. This signal is ORed with register 29, bit 11. This pin has an internal 50 kΩ pull-down resistor; default is blink mode disabled.
7	ACTLED_0/ BIACTLED_0/ STRETCH_LED	O	<b>Activity LED[0].</b> This pin indicates transmit or receive activity on port 0. 10 mA active-high output.
		O	<b>Bicolor Activity LED[0].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
		I	<b>Stretch LED Mode.</b> At powerup or reset, when pulled high through a 10 kΩ resistor, this pin enables stretching. When high, the activity LED output is stretched to 42 ms minimum and 84 ms maximum, unless BLINK_LED_MODE is high, in which case it blinks 40 ms high and 40 ms low. This pin is ORed with register 29, bit 7. This pin has an internal 50 kΩ pull-up resistor. Default is stretch LED mode enabled.
207, 208	ACTLED_[7:6]/ BIACTLED[7:6]	O	<b>Activity LED[7:6].</b> This pin indicates transmit or receive activity on port 7 or 6. 10 mA active-high output.
		O	<b>Bicolor Activity LED[7:6].</b> When the 3X38 is placed in the bicolor LED mode by pulling both of the LED_MODE[1:0] pins high at powerup or reset, this output will go high whenever there is either transmit or receive activity. This output works in conjunction with the link LED outputs to drive a single bicolor LED package, when in bicolor LED mode. 10 mA active-high output.
206	SPEEDLED_0/ PHY_ADD[0]	O	<b>Speed LED[0].</b> This pin indicates the operating speed of port 0 on the 3X38. A high on this pin indicates 100 Mb/s operation. A low indicates 10 Mb/s operation. 10 mA active-high output.
		I	<b>PHY Address 0.</b> At powerup or reset, this pin may be used to set the PHY address bit 0.  At powerup or reset, if this pin is pulled high through a 10 kΩ resistor, it will set PHYADD[0] to a 1. If this pin is pulled low through a 10 kΩ resistor, it will set PHYADD[0] to a 0. This pin has an internal 50 kΩ pull-down resistor.

Pin Descriptions (continued)

Table 6. LED and Configuration Pins (continued)

Pin	Signal	Type	Description																		
205	SPEEDLED_1/ PHY_ADD[1]	O	<b>Speed LED[1].</b> This pin indicates the operating speed of port 1 on the 3X38. A high on this pin indicates 100 Mbps/s operation. A low indicates 10 Mbps/s operation. 10 mA active-high output.																		
		I	<b>PHY Address 1.</b> At powerup or reset, this pin may be used to set the PHY address bit 1.  If this pin is pulled high through a 10 kΩ resistor, it will set PHYADD[0] to a 1. If this pin is pulled low through a 10 kΩ resistor, it will set PHY-ADD[1] to a 0. This pin has an internal 50 kΩ pull-down resistor.																		
204	SPEEDLED_2/ PHY_ADD[2]	O	<b>Speed LED[2].</b> This pin indicates the operating speed of port 2 on the 3X38. A high on this pin indicates 100 Mbps/s operation. A low indicates 10 Mbps/s operation. 10 mA active-high output.																		
		I	<b>PHY Address 2.</b> At powerup or reset, this pin may be used to set the PHY address bit 2.  If this pin is pulled high through a 10 kΩ resistor, it will set PHYADD[0] to a 1. If this pin is pulled low through a 10 kΩ resistor, it will set PHY-ADD[2] to a 0. This pin has an internal 50 kΩ pull-down resistor.																		
203	SPEEDLED_3/ NO_LP	O	<b>Speed LED[3].</b> This pin indicates the operating speed of port 3 on the 3X38. A high on this pin indicates 100 Mbps/s operation. A low indicates 10 Mbps/s operation. 10 mA active-high output.																		
		I	<b>No Link Pulse Mode.</b> At powerup or reset, pulling this signal high through a 10 kΩ resistor, will allow 10 Mbps/s operation with link pulses disabled. If the 3X38 is configured for 100 Mbps/s operation, this signal is ignored. This is the same function as register 30, bit 0. The input and the register bit are ORed together. This pin has an internal 50 kΩ pull-down resistor, default is normal link pulse mode.																		
200, 201	SPEEDLED_[5:4]/ LED_MODE[1:0]	O	<b>Speed LED[5:4].</b> These pins indicate the operating speed of ports [5:4] on the 3X38. A high on this pin indicates 100 Mbps/s operation. A low indicates 10 Mbps/s operation. 10 mA active-high output.																		
		I	<b>LED Mode [1:0].</b> At powerup or reset, the LED mode configuration pins[1:0] are used to select the LED mode of operation by pulling them high or low through a 10 kΩ resistor as shown below.  LED Modes <table border="1"> <thead> <tr> <th>Pin 1</th> <th>Pin 0</th> <th>Mode</th> <th>Outputs</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Parallel</td> <td>SPEEDLED_[7:0], FDUPLED[7:0], LINKLED[7:0], ACTLED[7:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>Serial</td> <td>SERCLK, SERDATA, SERSTROBE</td> </tr> <tr> <td>1</td> <td>1</td> <td>Bicolor</td> <td>ACTLED[7:0], LINKLED[7:0]</td> </tr> </tbody> </table> When in serial LED mode, all eight channels' LED functions will be multiplexed onto one serial LED output stream.  When in bicolor LED mode, each of the eight channels will have two LED outputs each, to drive a bicolor LED. These pins have internal 50 kΩ pull-down resistors.	Pin 1	Pin 0	Mode	Outputs	0	0	Parallel	SPEEDLED_[7:0], FDUPLED[7:0], LINKLED[7:0], ACTLED[7:0]	0	1	Reserved	Reserved	1	0	Serial	SERCLK, SERDATA, SERSTROBE	1	1
Pin 1	Pin 0	Mode	Outputs																		
0	0	Parallel	SPEEDLED_[7:0], FDUPLED[7:0], LINKLED[7:0], ACTLED[7:0]																		
0	1	Reserved	Reserved																		
1	0	Serial	SERCLK, SERDATA, SERSTROBE																		
1	1	Bicolor	ACTLED[7:0], LINKLED[7:0]																		
198, 199	SPEEDLED_[7:6]	O	<b>Speed LED[7:6].</b> These pins indicate the operating speed of ports [7:6] on the 3X38. A high on this pin indicates 100 Mbps/s operation. A low indicates 10 Mbps/s operation. 10 mA active-high output.																		

Pin Descriptions (continued)

Table 6. LED and Configuration Pins (continued)

Pin	Signal	Type	Description
197	FDUPLED_0/ SERCLK/ CRS_SEL	O	<b>Full-Duplex LED[0].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		O	<b>Serial LED Clock.</b> This is approximately a 1.56 MHz clock output used to clock out the serial LED data, when the serial LED mode is enabled by pulling the SERIAL_LED_MODE[1] pin high and the SERIAL_LED_MODE[0] pin low through a 10 kΩ resistor at powerup or reset.
		I	<b>Carrier Sense Select.</b> At powerup, this pin may be used to select the mode of CRS (carrier sense) operation. When this pin is pulled high through a 10 kΩ resistor, CRS (carrier sense) will be asserted on receive activity only. This is the same function as register 29, bit 10.  This pin has an internal 50 kΩ pull-down resistor for normal mode operation (default: CRS asserted on transmit or receive activity). This input and the register bit [29.10] are ORed together during powerup and reset.
196	FDUPLED_1/ SERDATA/ FULL_DUP	O	<b>Full-Duplex LED[1].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		O	<b>Serial LED Data.</b> A single serial LED data stream output that contains LED status information from all eight 3X38 ports. The serial LED mode is enabled by pulling the SERIAL_LED_MODE_1 pin high through a 10 kΩ resistor, and the SERIAL_MODE_0 pin low at powerup or reset.
		I	<b>Full Duplex.</b> At powerup, this pin may be used to select full-duplex operation for all eight channels by pulling it high through a 10 kΩ resistor, if station management is unavailable. This is the same function as register 0, bit 8. This pin has an internal 50 kΩ pull-up resistor to default to full duplex for normal operation. This input and the register bit[0:8] are ORed together during powerup and reset. This pin is ignored when autonegotiation is enabled. This pin has an internal 50 kΩ pull-up to default to full duplex.

**Pin Descriptions** (continued)

**Table 6. LED and Configuration Pins** (continued)

Pin	Signal	Type	Description
195	FDUPLED_2/ SERSTROBE/ ISOLATE	O	<b>Full-Duplex LED[2].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		O	<b>Serial LED Strobe.</b> This is a synchronizing strobe for the serial LED data output stream that goes high at the start of each serial stream, once every 32 clocks when in serial LED mode.
		I	<b>Isolate Mode.</b> As an input, this pin can be used at powerup or reset to select the isolate operation mode. If this pin is pulled high through a 10 kΩ resistor, the 3X38 will powerup or reset to the isolate mode. (RMII and SMII outputs to high-impedance state.)  This pin is internally pulled through a 50 kΩ resistor. The default state is for the 3X38 to powerup or reset in a nonisolate mode. This pin and register bit [0.10] are ORed together during powerup and reset.
173	FDUPLED_5/ SPEED	O	<b>Full-Duplex LED[5].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		I	<b>Speed.</b> At powerup or reset, this signal can be used to select the operating speed and is the same function as register 0, bit 13. If this signal is pulled high with a 10 kΩ, it will enable 100 Mb/s operation. If this signal is pulled low with a 10 kΩ, it will enable 10 Mb/s operation.  This signal is ignored when autonegotiation is enabled. This signal and the register bit are ANDed. This pin has an internal 50 kΩ pull-up, to default to 100TX mode, when autonegotiation is not enabled.
171, 172	FDUPLED[7:6]	O	<b>Full-Duplex LED[7:6].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
176	FDUPLED_3/ RESERVED	O	<b>Full-Duplex LED[3].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		I	<b>Reserved.</b> Do not pull this pin high at powerup or reset.

Pin Descriptions (continued)

Table 6. LED and Configuration Pins (continued)

Pin	Signal	Type	Description
175	FDUPLED_4/ RMII_MODE	O	<b>Full-Duplex LED[4].</b> This LED output can operate as the full-duplex LED indicator, or as a collision LED indicator, or as a serial LED output. This output is only valid when the link is up. When the link is operating in full-duplex mode, this LED output is the full-duplex LED (logic high output). When the link is operating in half-duplex mode, this LED output becomes the collision LED output (logic high output). 10 mA active-high output.
		I	<b>RMII Mode.</b> When pulled high through a 10 kΩ resistor at powerup or reset, this will place the 3X38 in the SMII mode of operation. When pulled low, the 3X38 will operate in RMII mode. This pin has an internal 50 kΩ pull-down.
162, 163, 164, 165, 166, 168, 169, 170	LINKLED_[7:0]/ BILINKLED[7:0]/ FX_MODE_EN[7:0]	O	<b>Link LED[7:0].</b> This pin indicates good link status on port [7:0]. 10 mA active-high output.
		O	<b>Bicolor LED[7:0].</b> When the 3X38 is placed in the bicolor LED mode by writing a one to bit 10 of register 20. This bit will go high whenever the link is up and there is no transmit or receive activity. This output works in conjunction with the activity LED when in bicolor mode. This is a 10 mA active-high output.
		I	<b>FX Mode Enable.</b> At powerup or reset, when pulled high through a 10 kΩ resistor, this pin will enable the FX mode (10Base-T and 100Base-TX disabled). When pulled low, it will enable 10Base-T and 100Base-TX modes (100Base-FX mode disabled). These pins are ORed with register 29, bit 0 [29.0].  These pins have internal 50 kΩ pull-down resistors.

Table 7. Table Test Mode Pins

Pin	Signal	Type	Description
186, 187	ATBOP ATBON	O	<b>Reserved.</b> Leave these pins unconnected.
189, 188	PECP PECN	O	<b>Reserved.</b> Place a 1 kΩ resistor from these pins to ground. These resistors control the slew rate of the RMII and SMII outputs.
81	IDDQ	I	<b>IDDQ Mode.</b> Reserved for manufacturing test. For normal use, tie low.
161	TDI	I	<b>Test Data Input.</b> Serial data input to the JTAG TAP controller. Sampled on the rising edge of TCK. When not in JTAG mode, tie low.
86	TDO	O	<b>Test Data Output.</b> Serial data output from the JTAG TAP controller. Updated on the falling edge of TCK. When not in use, leave unconnected.
85	TMS	I	<b>Test Mode Select.</b> When pulled high through a 10 kΩ resistor, this pin selects the JTAG test mode. When not in use, tie low.
83	TCLK	I	<b>Test Clock.</b> JTAG clock input used to synchronize JTAG control and data transfers. When unused, tie low.
84	TRST	I	<b>Test Reset.</b> Asynchronous active-low reset input to JTAG tap controller. For normal use, tie low.



**Pin Descriptions** (continued)

**Table 7. Table Test Mode Pins** (continued)

Pin	Signal	Type	Description
76, 77, 78, 79, 80	TMODE[4:0]	I	<b>Test Mode Select.</b> Reserved for manufacturing testing. These pins should be tied low for normal operation.
73	3-STATE	I	<b>3-state.</b> When this pin is high, all digital outputs will be 3-stated. For normal operation, pull this pin low.

**Table 8. Clock, Reset, FOSD, and Special Configuration Pins**

Pin	Signal	Type	Description
126	RMCLK	I	<b>RMII/SMII Clock Input.</b> CMOS input level system clock input. 50 MHz in RMII mode, 125 MHz in SMII mode. $\pm 50$ ppm, 40%—60% duty cycle.
72	RESET_NOT	I	<b>Full Chip Reset Not.</b> Reset must be asserted low for at least 1 ms. The 3X38 will come out of reset after 2 ms. RMCLK must remain running during reset.
129	REXTBS	I	<b>External Bias Resistor.</b> Connect this pin to a $24.9 \text{ k}\Omega \pm 1\%$ resistor to ground. The parasitic load capacitance must be less than 15 pF.
123	REXT100	I	<b>External Bias Resistor 100.</b> Connect this pin to a $21.5 \text{ k}\Omega \pm 1\%$ resistor to ground. This sets the 100 Mbits/s TP driver output level.
122	REXT10	I	<b>External Bias Resistor 10.</b> Connect this pin to a $21.5 \text{ k}\Omega \pm 1\%$ resistor to ground. This sets the 10 Mbits/s TP driver output level.
67	O_M	I	<b>Reserved.</b> Tie this pin high through 10 k $\Omega$ resistor.

**Pin Descriptions** (continued)

**Table 9. Power, Ground, and No Connects**

Pin	Signal	Type	Description
124, 127, 128, 133, 137, 140, 143, 147, 150, 153, 156, 185, 190, 191	VDDA	PWR	Analog power 3.3 V ± 5%.
127	VDDPLL	PWR	Phase-locked loop power 3.3 V ± 5%.
15, 30, 45, 60, 71, 82, 167, 174, 193, 202	VDD	PWR	Digital power 3.3 V ± 5%.
Magnetics Center Taps	VDDO	PWR	TP driver output power 3.3 V ± 5%. Connected to central tap of TP driver output transformer and 51 Ω terminating resistor.
1, 65, 87, 88, 90, 92, 96, 98, 100, 102, 104, 121, 125, 130, 134, 144, 157, 158, 159, 160, 192, 194	VSS	GND	Ground.
89, 91, 93, 94, 95, 97, 99, 101, 103	NC	NC	No connects listed here are for RMII mode only. May be different in SMII mode.

## Functional Description

The 3X38 integrates eight 100Base-X physical sublayers (PHY), 100Base-TX physical medium dependent (PMD) transceivers, and eight complete 10Base-T modules into a single chip for both 10 Mbits/s and 100 Mbits/s Ethernet operation. It also supports 100Base-FX operation through external fiber-optic transceivers. This device provides a reduced media independent interface (RMII) or serial media independent interface (SMII) to communicate between the physical signaling and the medium access control (MAC) layers for both 100Base-X and 10Base-T operations. Additionally, it provides a shared MII port for interfacing to repeater devices. The device is capable of operating in either full-duplex mode or half-duplex mode in either 10 Mbits/s or 100 Mbits/s operation. Operational modes can be selected by hardware configuration pins or software settings of management registers, or can be determined by the on-chip autonegotiation logic.

The 10Base-T section of the device consists of the 10 Mbits/s transceiver module with filters and a Manchester ENDEC module.

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sublayer (PCS)
- 100Base-X physical medium attachment (PMA)
- Twisted-pair transceiver (PMD)

The 100Base-X and 10Base-T sections share the following functional blocks:

- Clock synthesizer module (CSM)

- MII registers
- IEEE 802.3U autonegotiation

Additionally, there is an interface module that converts the internal MII signals of the PHY to RMII signal pins. Each of these functional blocks is described below.

## Reduced Media Independent Interface (RMII)

This interface reduces the interconnect circuits between a MAC and PHY. In switch applications, this protocol helps to reduce the pin count on the switch ASIC significantly. A regular 16-pin MII reduces to a 6-pin (7 with an optional RXER pin) RMII. The interconnect circuits are the following:

1. RMCLK: A 50 MHz clock.
2. RTXEN.
3. RTXD[1:0].
4. RRXD[1:0].
5. RCRS\_DV.
6. RRXER: Mandatory for the PHY, but optional for the switch.

## Transmit Data Path

The PHY uses the 50 MHz RMCLK as its reference so that TXC (at the internal MII) and RMCLK maintain a phase relationship. This helps to avoid elasticity buffers on the transmit side. On the rising edge of RMCLK, 2-bit data is provided on the RMII RTXD[1:0] when RTXEN is high. TXD[1:0] are ignored when RTXEN is deasserted.




Figure 7. Functional Description

**Functional Description** (continued)

**TX 10 Mbits/s Mode**

The RMCLK frequency is 10 times the data rate in this mode; therefore, the value on RTXD[1:0] will be valid such that RTXD[1:0] may be sampled every tenth cycle, regardless of the starting cycle within the group.

**TX 100 Mbits/s Mode**

There will be valid data on RTXD[1:0] for each RMCLK period when RTXEN is asserted.

**Receive Data Path**

RXC (at the internal MII) is derived from the incoming data and, hence, does not maintain a phase relationship with RMCLK. Therefore, an elasticity buffer is required on the receive path. The 3X38 provides a 32-bit FIFO (default) to synchronize the receive data to the system clock. The start of packet latency can be reduced from 16 bits to 8 bits by writing a 1 to register 20, bit 11. CRS\_DV is asserted asynchronously. Preamble is output onto the RMII once the internal signal RRX\_DV is asserted (on the rising edge of the RMCLK). CRS\_DV is deasserted asynchronously with the fall of RRX\_DV, but RCRS\_DV keeps toggling as long as data is being flushed out of the elasticity buffer. The CRS\_DV signal behavior can be modified by register 20, bit 12. When this bit is set to 0, CRS causes CRS\_DV to be asserted. When this bit is set to a 1, only RX\_DV causes RX\_DV to be asserted; this

ensures that false carrier events do not propagate through the MAC connected to the 3X38.

**RX 10 Mbits/s Mode**

After the assertion of RCRS\_DV, the receive data signals, RRXD[1:0], will be 00 until the 10Base-T PHY has recovered the clock and decoded the receive data. Since RMCLK is 10 times the data rate in this mode, the value on RRXD[1:0] will be valid such that it can be sampled every tenth cycle, regardless of the starting cycle within the group.

**RX 100 Mbits/s Mode**


After the assertion of RCRS\_DV, the receive data signals, RRXD[1:0] will be 00 until the start-of-stream (SSD) delimiter has been detected.

**Collision Detection**

The RMII does not have a collision signal, so all collisions are detected internal to the MAC. This is an AND function of RTXEN and RCRS derived from RCRS\_DV. RCRS\_DV cannot be directly ANDed with RTXEN because RCRS\_DV may toggle at the end of a frame to provide separation between RCRS and RRXDV.

**Receiver Error**

The RRX\_ER signal is asserted for one or more RMCLK periods to indicate that an error was detected within the current receive frame.



5-7506(F).a

**Figure 8. RMII Receive Timing from Internal MII Signals**

## Functional Description (continued)

### Loopback

During normal operation, RTXD[1:0] and RTXEN will not be looped back to RCRS\_DV and RRXD[1:0].

### RMII/SMII Interface


#### RMII Isolate Mode

The 3X38 also implements an RMII isolate mode that is controlled by bit 10 of each one of the eight control registers (register 0h). At reset, the 3X38 will initialize this bit to 0. Setting the bit to a 1 will put the port into RMII isolate mode.

When in isolate mode, the specified port on the 3X38 does not respond to packet data present at the RTXD[1:0] and RTXEN inputs, and presents a high impedance on the RCRS\_DV, RRXER, and RRXD[1:0] outputs. The 3X38 will continue to respond to all management transactions while the port is in isolate mode.


#### Serial Media Independent Interface (SMII)

The SMII allows a further reduction in the number of signals that are required to interface a PHY to a MAC. There are two global signals, RMCLK and SSYNC, and two per-port signals, SRXD and STXD. All signals are synchronous to the 125 MHz clock.



5-7507(F).b

Figure 9. SMII Connection Diagram



5-7507(F)

Figure 10. Receive Sequence Diagram

**Functional Description** (continued)

**Receive Path**

Receive data and control information are signaled in ten bit segments. These ten bit boundaries are delimited by the SYNC signal. The connected MAC should generate these SYNC pulses every ten clocks. In 100 Mbits/s mode, each segment represents a new byte of data. In 10 Mbits/s mode, each segment is repeated ten times, so every ten segments represents a new byte of data.

The receive sequence contains all of the information found on the standard MII receive path.

**Out-of-Band Signaling**

During an interframe gap, bit RXD5 indicates the validity of the upper nibble of the last byte of data of the previous frame. Bit RXD0 indicates an error detected by the PHY in the previous frame. Both of these bits will be

valid in the segment immediately following a frame, and will remain valid until the first data segment of the next frame.

**Transmit Data Path**


Transmit data and control information are signaled in ten bit segments similar to the receive path. These ten bit boundaries are delimited by the SYNC signal. The connected MAC should generate these SYNC pulses every ten clocks. In 100 Mbits/s mode, each new segment represents a new byte of data. In 10 Mbits/s mode, each segment is repeated ten times; therefore, every ten segments represents a new byte of data. The PHY can sample one of every ten segments.

**Collision Detection**

The PHY does not directly indicate that a collision has occurred. It is left up to the MAC to detect the assertion of both CRS and TXEN.

**Table 10. Receive Data/Status Encoding**

CRS	RX_DV	RXD0	RXD1	RXD2	RXD3	RXD4	RXD5	RXD6	RXD7
X	0	Rcvrerror in the previous frame	Speed: 0 = 10 Mbits/s 1 = 100 Mbits/s	Duplex: 0 = half 1 = full	Link: 0 = no link 1 = good link	Jabber: 0 = OK 1 = detected	Upper nibble 0 = invalid 1 = valid	False carrier: 0 = OK 1 = detected	1
X	1	One Data Byte (two MII nibbles)							



5-7508(F).r1

**Figure 11. Transmit Sequence Diagram**

## Functional Description (continued)

### Media Independent Interface (MII)—Internal

The 3X38 implements *IEEE* 802.3U Clause 22 compliant MII interface which connects to the MII-RMII module. This module converts the 4-bit MII receive data to 2-bit RMII receive data. Similarly, it converts the 2-bit RMII transmit data (received from the MAC) to 4-bit MII transmit data. The following describes the internal MII functions.

#### Transmit Data Interface

Each internal MII transmit data interface comprises seven signals: TXD[3:0] are the nibble size data path, TXEN signals the presence of data on TXD, TXER indicates substitution of data with the HALT symbol, and TXCLK carries the transmit clock that synchronizes all the transmit signals. TXCLK is usually supplied by the on-chip clock synthesizer.

#### Receive Data Interface

Each internal MII receive data interface also comprises seven signals: RXD[3:0] are the nibble size data path, RXDV signals the presence of data on RXD, RXER indicates the validity of data, and RXCLK carries the receive clock. Depending upon the operation mode, RXCLK signal is generated by the clock recovery module of either the 100Base-X or 10Base-T receiver.

#### Status Interface

Two internal MII status signals, COL and CRS, are generated in each of the eight channels to indicate collision status and carrier sense status. COL is asserted asynchronously whenever the respective channel of 3X38 is transmitting and receiving at the same time in a half-duplex operation mode. CRS is asserted asynchronously whenever there is activity on either the transmitter or the receiver. When CRS\_SEL is asserted, CRS is asserted only when there is activity on the receiver.

#### Operation Modes

Each channel of the 3X38 supports two operation modes and an isolate mode as described below.

**100 Mb/s Mode.** For 100 Mb/s operation, the internal MII operates in nibble mode with a clock rate of 25 MHz. In normal operation, the internal MII data at RXD[7:0] and TXD[7:0] are 4 bits wide.

**10 Mb/s Mode.** For 10 Mb/s nibble mode operation, the TXCLK and RXCLK operate at 2.5 MHz. The data paths are 4 bits wide using TXD[7:0] and

RXD[7:0] signal lines.

**MII Isolate Mode.** The 3X38 implements an MII isolate mode that is controlled by bit 10 of each one of the four control registers (register 0h). At reset, 3X38 will initialize this bit to the logic level transition of the ISOLATE pin. Setting the bit to a 1 will also put the port in MII isolate mode.

When in isolate mode, the specified port on the 3X38 does not respond to packet data present at TXD[3:0], TXEN, and TXER inputs and presents a logic zero on the TXCLK, RXCLK, RXDV, RXER, RXD[3:0], COL, and CRS outputs. The 3X38 will continue to respond to all management transactions while the PHY is in isolate mode.

#### Serial Management Interface (SMI)

The serial management interface is used to obtain status and to configure the PHY. This mechanism corresponds to the MII specifications for 100Base-X (Clause 22) and supports registers 0 through 6. Additional vendor-specific registers are implemented within the range of 16 to 31. All the registers are described in the Register Information section on page 46.

#### Management Register Access

The management interface consists of two pins, management data clock (MDC) and management data input/output (MDIO). The 3X38 is designed to support an MDC frequency specified up to 12.5 MHz. The MDIO line is bidirectional and may be shared by up to 32 devices.

The MDIO pin requires a 1.5 k $\Omega$  pull-up resistor which, during IDLE and turnaround periods, will pull MDIO to a logic one state. Each MII management data frame is 64 bits long. The first 32 bits are preamble consisting of 32 continuous logic one bits on MDIO and 32 corresponding cycles on MDC. Following preamble is the start-of-frame field indicated by a <01> pattern. The next field signals the operation code (OP). <10> indicates read from MII management register operation, and <01> indicates write to MII management register operation. The next two fields are PHY device address and MII management register address. Both of them are 5 bits wide, and the most significant bit is transferred first.

During read operation, a 2-bit turnaround (TA) time spacing between the register address field and data field is provided for the MDIO to avoid contention. Following the turnaround time, a 16-bit data stream is read from or written into the MII management registers of the 3X38.

**Functional Description** (continued)

The 3X38 supports a preamble suppression mode as indicated by a 1 in bit 6 of the basic mode status register (BMSR, address 01h). If the station management entity (i.e., MAC or other management controller) determines that all PHYs in the system support preamble suppression by reading a 1 in this bit, then the station management entity need not generate preamble for each management transaction. The 3X38 requires a single initialization sequence of 32 bits of preamble following powerup/hardware reset. This requirement is generally met by the mandatory pull-up resistor on MDIO or the management access made to determine whether preamble suppression is supported. While the

3X38 will respond to management accesses without preamble, a minimum of one IDLE bit between management transactions is required as specified in IEEE 802.3U.

**Interrupt**

The 3X38 implements interrupt capability that can be used to notify the management station of certain events. Interrupt requested by any of the eight PHYs is combined in this pin. It generates an active-high interrupt pulse on the MASK\_STAT\_INT output pin whenever one of the interrupt status registers (register address 31) becomes set while its corresponding interrupt mask register is unmasked. Reading the interrupt status register (register 31) shows the source of the interrupt and clears the interrupt output signal.

**100Base-X Module**

The 3X38 implements 100Base-X compliant PCS and PMA and 100Base-TX compliant TP-PMD as illustrated in Figure 12. Bypass options for each of the major functional blocks within the 100Base-X PCS provide flexibility for various applications. 100 Mbps/s PHY loopback is included for diagnostic purposes.




Figure 12. 100Base-X Data Path

5-7519(F).a.r1



## Functional Description (continued)

### 100Base-X Transmitter

The 100Base-X transmitter consists of functional blocks which convert synchronous 4-bit nibble data, as provided by the internal MII, to a 125 Mbits/s serial data stream. This data stream may be routed either to the on-chip twisted-pair PMD for 100Base-TX signaling, or to an external fiber-optic PMD for 100Base-FX applications. The 3X38 implements the 100Base-X transmit state machine as specified in the *IEEE 802.3U* Standard, Clause 24 and comprises the following functional blocks in its data path:

- Symbol encoder
- Scrambler block
- Parallel/serial converter and NRZ/NRZI encoder block

### Symbol Encoder

The symbol encoder converts 4-bit (4B) nibble data generated by the RMII-MII module into 5-bit (5B) symbols for transmission. This conversion is required to allow control symbols to be combined with data symbols. Refer to the table below for 4B to 5B symbol mapping.

Following onset of the TXEN signal, the 4B/5B symbol encoder replaces the first two nibbles of the preamble from the MAC frame with a /J/K code-group pair (11000 10001) start-of-stream delimiter (SSD). The symbol encoder then replaces subsequent 4B codes with corresponding 5B symbols. Following negation of the TXEN signal, the encoder substitutes the first two IDLE symbols with a /T/R code-group pair (01101 00111) end-of-stream delimiter (ESD) and then continuously injects IDLE symbols into the transmit data stream until the next transmit packet is detected.

Table 11. Symbol Code Scrambler

Symbol Name	5B Code [4:0]	4B Code [3:0]	Interpretation
0	11110	0000	Data 0
1	01001	0001	Data 1
2	10100	0010	Data 2
3	10101	0011	Data 3
4	01010	0100	Data 4
5	01011	0101	Data 5
6	01110	0110	Data 6
7	01111	0111	Data 7
8	10010	1000	Data 8
9	10011	1001	Data 9
A	10110	1010	Data A
B	10111	1011	Data B
C	11010	1100	Data C
D	11011	1101	Data D
E	11100	1110	Data E
F	11101	1111	Data F
I	11111	Undefined	IDLE: interstream fill code
J	11000	0101	First start-of-stream delimiter
K	10001	0101	Second start-of-stream delimiter
T	01101	Undefined	First end-of-stream delimiter
R	00111	Undefined	Second end-of-stream delimiter
H	00100	Undefined	Halt: transfer error
V	00000	Undefined	Invalid code
V	00001	Undefined	Invalid code
V	00010	Undefined	Invalid code
V	00011	Undefined	Invalid code
V	00101	Undefined	Invalid code

## Functional Description (continued)

Table 11. Symbol Code Scrambler (continued)

Symbol Name	5B Code [4:0]	4B Code [3:0]	Interpretation
V	00110	Undefined	Invalid code
V	01000	Undefined	Invalid code
V	01100	Undefined	Invalid code
V	10000	Undefined	Invalid code
V	11001	Undefined	Invalid code

For 100Base-TX applications, the scrambler is required to control the radiated emissions at the media connector and on the twisted-pair cable.

The 3X38 implements a data scrambler as defined by the TP-PMD stream cipher function. The scrambler uses an 11-bit ciphering linear feedback shift register (LFSR) with the following recursive linear function:

$$X[n] = X[n - 11] + X[n - 9] \text{ (modulo 2)}$$

The output of the LFSR is combined with data from the encoder via an exclusive-OR logic function. By scrambling the data, the total energy launched onto the cable is randomly distributed over a wide frequency range.

### Parallel-to-Serial and NRZ-to-NRZI Conversion

After the transmit data stream is scrambled, data is loaded into a shift register and clocked out with a 125 MHz clock into a serial bit stream. The serialized data is further converted from NRZ-to-NRZI format, which produces a transition on every logic one and no transition on logic zero.

### Collision Detect

During 100 Mbps/s half-duplex operation, collision condition is detected if the transmitter and receiver become active simultaneously. Collision detection is indicated by the COL signal of the internal MII. When the FDUP LED input configuration is pulled low, the FUDUP LED outputs are redefined to be COL LED outputs. For full-duplex applications, the COL signal is never asserted.

### 100Base-X Receiver

The 100Base-X receiver consists of functional blocks required to recover and condition the 125 Mbps/s receive data stream. The 3X38 implements the 100Base-X receive state machine diagram as given in *ANSI\*/IEEE Standard 802.3U, Clause 24*. The 125 Mbps/s receive data stream may originate from the on-chip, twisted-pair transceiver in a 100Base-TX application. Alternatively, the receive data stream may

be generated by an external optical receiver as in a 100Base-FX application.

The receiver block consists of the following functional blocks:

- Equalizer
- Clock recovery module
- NRZI/NRZ and serial/parallel decoder
- Descrambler
- Symbol alignment block
- Symbol decoder
- Collision detect block
- Carrier sense block
- Stream decoder block

### Clock Recovery

The clock recovery module accepts 125 Mbps/s scrambled NRZI data stream from either the on-chip 100Base-TX receiver or from an external 100Base-FX transceiver. The 3X38 uses an onboard digital phase-locked loop (PLL) to extract clock information of the incoming NRZI data, which is then used to retime the data stream and set data boundaries.

After power-on or reset, the PLL locks to a free-running 25 MHz clock derived from the external clock source. When initial lock is achieved, the PLL switches to lock to the data stream, extracts a 125 MHz clock from the data, and uses it for bit framing of the recovered data.

### NRZI-to-NRZ and Serial-to-Parallel Conversion

The recovered data is converted from NRZI to NRZ. The data is not necessarily aligned to 4B/5B code-group's boundary. XORed by the deciphering LFSR and descrambled.

\* *ANSI* is a registered trademark of the American National Standards Institute.

## Functional Description (continued)

### Data Descrambling

The descrambler acquires synchronization with the data stream by recognizing IDLE bursts of 40 or more bits and locking its deciphering linear feedback shift register (LFSR) to the state of the scrambling LFSR. Upon achieving synchronization, the incoming data is XORed by the deciphering LFSR and descrambled.

In order to maintain synchronization, the descrambler continuously monitors the validity of the unscrambled data that it generates. To ensure this, a link state monitor and a hold timer are used to constantly monitor the synchronization status. Upon synchronization of the descrambler, the hold timer starts a 722  $\mu$ s countdown. Upon detection of sufficient IDLE symbols within the 722  $\mu$ s period, the hold timer will reset and begin a new countdown. This monitoring operation will continue indefinitely given a properly operating network connection with good signal integrity. If the link state monitor does not recognize sufficient unscrambled IDLE symbols within the 722  $\mu$ s period, the descrambler will be forced out of the current state of synchronization and reset in order to reacquire synchronization.

### Symbol Alignment

The symbol alignment circuit in the 3X38 determines code word alignment by recognizing the /J/K delimiter pair. This circuit operates on unaligned data from the descrambler. Once the /J/K symbol pair (11000 10001) is detected, subsequent data is aligned on a fixed boundary.

### Symbol Decoding

The symbol decoder functions as a look-up table that translates incoming 5B symbols into 4B nibbles. The symbol decoder first detects the /J/K symbol pair preceded by IDLE symbols and replaces the symbol with MAC preamble. All subsequent 5B symbols are converted to the corresponding 4B nibbles for the duration of the entire packet. This conversion ceases upon the detection of the /T/R symbol pair denoting the end-of-stream delimiter (ESD). The translated data is presented on the RXD[3:0] signal lines with RXD[0] representing the least significant bit of the translated nibble.

### Valid Data Signal

The valid data signal (RXDV) indicates that recovered and decoded nibbles are being presented on the

RXD[3:0] outputs synchronous to RXCLK. RXDV is asserted when the first nibble of translated /J/K is ready for transfer over the internal MII. It remains active until either the /T/R delimiter is recognized, link test indicates failure, or no signal is detected. On any of these conditions, RXDV is deasserted.

### Receiver Errors

The RXER signal is used to communicate receiver error conditions. While the receiver is in a state of holding RXDV asserted, the RXER will be asserted for each code word that does not map to a valid code-group.

### 100Base-X Link Monitor

The 100Base-X link monitor function allows the receiver to ensure that reliable data is being received. Without reliable data reception, the link monitor will halt both transmit and receive operations until such time that a valid link is detected.

The 3X38 performs the link integrity test as outlined in *IEEE* 100Base-X (Clause 24) link monitor state diagram. The link status is multiplexed with 10 Mbits/s link status to form the reportable link status bit in serial management register 1 and driven to the LNKLED pins.

When persistent signal energy is detected on the network, the logic moves into a link-ready state after approximately 500  $\mu$ s and waits for an enable from the autonegotiation module. When received, the link-up state is entered and the transmit and receive logic blocks become active. Should autonegotiation be disabled, the link integrity logic moves immediately to the link-up state after entering the link-ready state.

### Carrier Sense

Carrier sense (CRS) for 100 Mbits/s operation is asserted upon the detection of two noncontiguous zeros occurring within any 10-bit boundary of the receive data stream.

The carrier sense function is independent of symbol alignment. In default mode, CRS is asserted during either packet transmission or reception. When CRS\_SEL is pulled high at powerup or reset, or when register 29, bit 10 is written to a 1, CRS is asserted only during packet reception. When the IDLE symbol pair is detected in the receive data stream, CRS is deasserted. In repeater mode, CRS is only asserted due to receive activity. CRS is intended to encapsulate RXDV.

## **Functional Description** (continued)

### **Bad SSD Detection**

A bad start-of-stream delimiter (bad SSD) is an error condition that occurs in the 100Base-X receiver if carrier is detected (CRS asserted) and a valid /J/K set of code-groups (SSD) is not received.

If this condition is detected, then the 3X38 will assert RXER and present RXD[3:0] = 1110 to the internal MII for the cycles that correspond to received 5B code-groups until at least two IDLE code-groups are detected. In addition, the false carrier counter will be incremented by one. Once at least two IDLE code groups are detected, RXER and CRS become deasserted.

### **Far-End Fault Indication**

Autonegotiation provides a mechanism for transferring information from the local station to the link partner that a remote fault has occurred for 100Base-TX. Since autonegotiation is not currently specified for operation over fiber, the far-end fault indication function (FEFI) provides this capability for 100Base-FX applications.

A remote fault is an error in the link that one station can detect while the other cannot. An example of this is a disconnected wire at a station's transmitter. This station will be receiving valid data and detect that the link is good via the link integrity monitor, but will not be able to detect that its transmission is not propagating to the other station.

A 100Base-FX station that detects such a remote fault may modify its transmitted IDLE stream from all ones to a group of 84 ones followed by a single 0. This is referred to as the FEFI IDLE pattern.

The FEFI function is controlled by bit 1 of register 29. It is initialized to 1 (enabled) if the FOSEL pin is at logic high level during powerup or reset. If the FEFI function is enabled, the 3X38 will halt all current operations and transmit the FEFI IDLE pattern when FOSD signal is deasserted following a good link indication from the link integrity monitor. If three or more FEFI IDLE patterns are detected by the 3X38, then bit 4 of the basic mode status register (address 01) is set to one until read by management. Additionally, upon detection of far-end fault, all receive and transmit MII activity is disabled/ignored.

### **Carrier Integrity Monitor**

The carrier integrity monitor (CIM) function protects the repeater from transient conditions that would otherwise cause spurious transmission due to a faulty link. This function is required for repeater applications and is not specified for switch applications.

The CIM function is controlled by bit 3 of register 29. It is initialized to 1 (enabled) during powerup or reset. If the CIM determines that the link is unstable, the 3X38 will not propagate the received data or control signaling to the MII and will ignore data transmitted via the MII. The 3X38 will continue to monitor the receive stream for valid carrier events. The false carrier counter increments each time the link is unstable (bad SSD). Two back-to-back false carrier events will isolate the PHY, incrementing the associated isolate counter. Register 21 provides counters of carrier integrity events when register 20, bit 11 is written to a 1 (the FIFO is in 32-bit mode).

### **100Base-TX Transceiver**

3X38 implements a TP-PMD compliant transceiver for 100Base-TX operation. The differential transmit driver is shared by the 10Base-T and 100Base-TX subsystems. This arrangement results in one device that uses the same external magnetics for both the 10Base-T and the 100Base-TX transmission with simple RC component connections. The individually wave-shaped 10Base-T and 100Base-TX transmit signals are multiplexed in the transmit output driver section.

### **Transmit Drivers**

The 3X38 100Base-TX transmit driver implements MLT-3 translation and wave-shaping functions. The rise/fall time of the output signal is closely controlled to conform to the target range specified in the ANSI TP-PMD standard.

### **Twisted-Pair Receiver**

For 100Base-TX operation, the incoming signal is detected by the on-chip, twisted-pair receiver that comprises the differential line receiver, an adaptive equalizer, and baseline wander compensation circuits.

The 3X38 uses an adaptive equalizer which changes equalizer frequency response in accordance with cable length. The cable length is estimated based on the incoming signal behavior. The equalizer tunes itself automatically for any cable length to compensate for the amplitude and phase distortions incurred from the cable.


## Functional Description (continued)

### 10Base-T Module

The 10Base-T Transceiver Module is *IEEE 802.3* compliant. It includes the receiver, transmitter, collision, heartbeat, loopback, jabber, waveshaper, and link integrity functions, as defined in the standard. Figure 13 provides an overview for the 10Base-T module.

The 3X38 10Base-T module is comprised of the following functional blocks:

- Manchester encoder and decoder
- Collision detector
- Link test function
- Transmit driver and receiver
- Serial and parallel interface
- Jabber and SQE test functions
- Polarity detection and correction



5-7521(F),b

Figure 13. 10Base-T Module Data Path

### Operation Modes

The 3X38 10Base-T module is capable of operating in either half-duplex mode or full-duplex mode. In half-duplex mode, the 3X38 functions as an *IEEE 802.3* compliant transceiver with fully integrated filtering. The COL signal is asserted during collisions or jabber events, and the CRS signal is asserted during transmit and receive. In full-duplex mode, the 3X38 can simultaneously transmit and receive data.

**Manchester Encoder/Decoder:** Data encoding and transmission begins when the transmit enable input (TXEN) goes high and continues as long as the transceiver is in good link state. Transmission ends when the transmit enable input goes low. The last transition occurs at the center of the bit cell if the last bit is a 1, or at the boundary of the bit cell if the last bit is 0.

Decoding is accomplished by a differential input receiver circuit and a phase-locked loop that separates the Manchester-encoded data stream into clock signals and NRZ data. The decoder detects the end of a frame when no more midbit transitions are detected. Within one and a half bit times after the last bit, carrier sense is deasserted.

## Functional Description (continued)

**Transmit Driver and Receiver:** The 3X38 integrates all the required signal conditioning functions in its 10Base-T block such that external filters are not required. Only an isolation transformer and impedance matching resistors are needed for the 10Base-T transmit and receive interface. The internal transmit filtering ensures that all the harmonics in the transmit signal are attenuated properly.

**Smart Squelch:** The smart squelch circuit is responsible for determining when valid data is present on the differential receive. The 3X38 implements an intelligent receive squelch on the TPI± differential inputs to ensure that impulse noise on the receive inputs will not be mistaken for a valid signal. The squelch circuitry employs a combination of amplitude and timing measurements (as specified in the *IEEE* 802.3 10Base-T standard) to determine the validity of data on the twisted-pair inputs.

The signal at the start of the packet is checked by the analog squelch circuit, and any pulses not exceeding the squelch level (either positive or negative, depending upon polarity) will be rejected. Once this first squelch level is overcome correctly, the opposite squelch level must then be exceeded within 150 ns. Finally, the signal must exceed the original squelch level within an additional 150 ns to ensure that the input waveform will not be rejected.

Only after all of these conditions have been satisfied will a control signal be generated to indicate to the remainder of the circuitry that valid data is present.

Valid data is considered to be present until the squelch level has not been generated for a time longer than 200 ns, indicating end of packet. Once good data has been detected, the squelch levels are reduced to minimize the effect of noise, causing premature end-of-packet detection. The receive squelch threshold level can be lowered for use in longer cable applications. This is achieved by setting bit 4 of register 30.

**Carrier Sense:** Carrier sense (CRS) is asserted due to receive activity once valid data is detected via the smart squelch function.

For 10 Mbits/s half-duplex operation, CRS is asserted during either packet transmission or reception.

For 10 Mbits/s full-duplex operation, the CRS is asserted only due to receive activity.

In repeater mode, CRS is only asserted due to receive activity. CRS is deasserted following an end of packet.

**Collision Detection:** The RMII does not have a collision pin. Collision is detected internal to the MAC, which is generated by an AND function of TXEN and CRS derived from CRS\_DV. CRS\_DV cannot be directly ANDed with TXEN because CRS\_DV may toggle at the end of a frame to provide separation between CRS and RXDV. The internal MII will still generate the COL signal, but this information is not passed to the MAC via the RMII.

**Link Test Function:** A link pulse is used to check the integrity of the connection with the remote end. If valid link pulses are not received, the link detector disables the 10Base-T twisted-pair transmitter, receiver, and collision detection functions.

The link pulse generator produces pulses as defined in the *IEEE* 802.3 10Base-T standard. Each link pulse is nominally 100 ns in duration and is transmitted every 16 ms, in the absence of transmit data.

**Automatic Link Polarity Detection:** The 3X38's 10Base-T transceiver module incorporates an automatic link polarity detection circuit. The inverted polarity is determined when seven consecutive link pulses of inverted polarity or three consecutive packets are received with inverted end-of-packet pulses. If the input polarity is reversed, the error condition will be automatically corrected and reported in bit 6 of register 28.

The automatic link polarity detection function can be disabled by setting bit 3 of register 30.

### Clock Synthesizer

The 3X38 implements a clock synthesizer that generates all the reference clocks needed from a single external frequency source. The clock source must be a CMOS signal at 50 MHz or 125 MHz ± 100 ppm.

### Autonegotiation

The autonegotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest-performance mode of operation supported by both devices. Fast link pulse (FLP) bursts provide the signaling used to communicate autonegotiation abilities between two devices at each end of a link segment. For further detail regarding autonegotiation, refer to Clause 28 of the *IEEE* 802.3u specification. The 3X38 supports four different Ethernet protocols, so the inclusion of autonegotiation ensures that the highest-performance protocol will be selected based on the ability of the link partner.

## Functional Description (continued)

The autonegotiation function within the 3X38 can be controlled either by internal register access or by the use of configuration pins. At powerup and at device reset, the configuration pins are sampled. If disabled, autonegotiation will not occur until software enables bit 12 in register 0. If autonegotiation is enabled, the negotiation process will commence immediately.

When autonegotiation is enabled, the 3X38 transmits the abilities programmed into the autonegotiation advertisement register at address 04h via FLP bursts. Any combination of 10 Mb/s, 100 Mb/s, half-duplex, and full-duplex modes may be selected. Autonegotiation controls the exchange of configuration information. Upon successful autonegotiation, the abilities reported by the link partner are stored in the autonegotiation link partner ability register at address 5.

The contents of the autonegotiation link partner ability register are used to automatically configure to the highest-performance protocol between the local and far-end nodes. Software can determine which mode has been configured by autonegotiation by comparing the contents of register 04h and 05h and then selecting the technology whose bit is set in both registers of highest priority relative to the following list:

1. 100Base-TX full duplex (highest priority)
2. 100Base-TX half duplex
3. 10Base-T full duplex
4. 10Base-T half duplex (lowest priority)

The basic mode control register at address 00 provides control of enabling, disabling, and restarting of the autonegotiation function. When autonegotiation is disabled, the speed selection bit (bit 13) controls switching between 10 Mb/s or 100 Mb/s operation, while the duplex mode bit (bit 8) controls switching between full-duplex operation and half-duplex operation. The speed selection and duplex mode bits have no effect on the mode of operation when the autonegotiation enable bit (bit 12) is set.

The basic mode status register at address 01h indicates the set of available abilities for technology types (bits 15 to 11), autonegotiation ability (bit 3), and extended register capability (bit 0). These bits are hardwired to indicate the full functionality of the 3X38. The

BMSR also provides status on:

1. Whether autonegotiation is complete (bit 5).
2. Whether the link partner is advertising that a remote fault has occurred (bit 4).
3. Whether a valid link has been established (bit 2).

The autonegotiation advertisement register at address 04h indicates the autonegotiation abilities to be advertised by the 3X38. All available abilities are transmitted by default, but any ability can be suppressed by writing to this register or configuring external pins.

The autonegotiation link partner ability register at address 05h indicates the abilities of the link partner as indicated by autonegotiation communication. The contents of this register are considered valid when the autonegotiation complete bit (bit 5, register address 01h) is set.

The 3X38 contains an enhanced autonegotiation function that can detect instantaneous speed changes from 10 Mb/s to 100 Mb/s. This function can be activated by the LITF\_EN input pin, or by setting register 30, bit 6 high. Register 31 provides enhanced autonegotiation status information for debugging purposes.

## LED Operational Modes

The 3X38 provides three basic LED output modes of operation: parallel mode, serial mode, and bicolor LED mode. The parallel mode provides four LED output signals for each of the eight channels (32 signals total): activity, link, speed, and full duplex. The serial mode multiplexes all eight channels LED status information onto one single serial output stream. The single data stream, SERDATA, is accompanied with a serial clock, SERCLK, and a serial LED strobe, SERSTROBE (three signals total).

The bicolor LED mode provides two LED output signals, BIACTLED [7:0] and BILINKLED [7:0], for each of the eight channels (16 signals total). These two outputs are intended to drive a bicolor LED, packaged in one single LED package. This reduces the total number of LED packages to one per channel.

## Functional Description (continued)

The LED mode of operation is selected at powerup or reset by the LED\_MODE [1:0] configuration pins as shown below.

**Table 12. LED Modes**

Pin 1	Pin 0	Mode	Outputs
0	0	Parallel	SPEEDLED_[7:0], FDUPLD[7:0], LINKLED[7:0], ACTLED[7:0]
0	1	Reserved	Reserved
1	0	Serial	SERCLK, SERDATA, SERSTROBE
1	1	Bicolor	ACTLED[7:0], LINKLED[7:0]

Additional LED output control can be obtained by using the management registers. Each LED can be forced either high or low via register 20 on a per-channel basis. Any register 20 bit that is set overrides the LED value, no matter what mode the device is in. In bicolor mode, the activity and link LEDs can be set to flash at a 320 ms rate by setting register 20, bit 9 for activity and bit 8 for link, on a per-channel basis. When flash is activated, the LED will continuously flash at the 320 ms rate regardless of the link state or data activity state.

The activity LED output can operate in three different modes: pulse stretching, pulse blinking, or no stretching or blinking. With no stretching or blinking, the activity LED will light for as long as there is transmit and/or receive activity only. When pulse stretching is enabled by pulling the STRETCH\_LED pin high at powerup or reset, or by setting register 29, bit 7 high, the activity LED will light approximately 42 ms to 84 ms, when transmit or receive activity is detected. If the blink function is enabled by pulling the BLINK\_LED pin high at powerup or reset, or by setting register 29, bit 11 high, the activity LED will blink 500 ms on 500 ms off every time transmit or receive activity is detected. If both blink and stretch are enabled, the activity LED will blink 2.5 s on 2.5 s off, every time a packet is received.

All LED outputs are 10 mA active-high outputs, no external buffers are required.

### Parallel LED Mode

When operating in the parallel LED mode, each channel has four LED outputs: activity, link, speed, and full duplex/collision. The activity LED can be stretched or can blink on transmit or receive activity as described above. Each of these four LEDs can be forced on or off by using register 20.

### Serial LED Mode

When the serial LED mode is selected, the LED status information from all eight channels is multiplexed into one serial LED data stream. The activity LED function can still be stretched or blink as described above and each LED output can still be forced high or low as described above.

The 3X38 contains a serial LED mode. This mode is selected by holding the input LED mode pin 1 high and the LED mode pin 0 low. This mode is a 3-pin serial LED mode.



## Functional Description (continued)

**Table 13. Serial LED Pin Descriptions**

Signal	Type	Description
SERLEDCLK	Output	This is roughly a 1 MHz output clock (25 MHz/16 MHz). All other serial LED signals change 80 ns—200 ns after the falling edge of this clock. This clock is generated from LEDCLK.
SERLEDDATA	Output	This is a serial stream, clocked by SERLED clock. The serial stream contents are discussed below.
SERLEDSTROBE	Output	This is a strobe, which goes high at the start of each serial stream. A strobe occurs once every 32 clocks.

### Serial Stream Order

Every SERLEDSTROBE indicates a serial LED stream follows. Each serial LED stream consists of the following components.

**Table 14. Serial LED Port Order**


Clock #	-1	0	1	2	3	4	5	6
Strobe	1	0	0	0	0	0	0	0
Data	1	Chnl(4)	Chnl(3)	Chnl(2)	Chnl(1)	Chnl(0)	Act	Link

Clock #	7	8	9	10	11	12	13
Strobe	0	0	0	0	0	0	0
Data	Speed	FullDup	Coll	Jabber	APS	RS	XS

Chnl4:0 is the current PHY channel count (0 = channel 0 (A), 1 = channel 1, . . . , 00101 = channel 5 (F)). All other signals are discussed above. Note that data always goes high when strobe goes high; thus, if a user wishes to implement a 2-pin interface using just clock and data, this high pulse can be used for synchronization.

The Chnl4:0 will cycle through each of the PHY addresses from 0 to 7 before starting over. Since the LED strobe occurs once every 32 clocks, there will be 17 clocks between each data burst. Thus, the data burst looks something like (for PHY channel 0, then channel 1) Figure 14.

Functional Description (continued)



5-7897(F).r1

Figure 14. Timing Diagram

Bicolor LED Mode

When bicolor LED mode is selected, the 3X38 provides two LED output signals per channel. These signals are the activity LED outputs (BIACTLED) and the link LED outputs (BILINKLED). These two signals work together to drive a single bicolor LED per channel; this is a single LED package with two LEDs connected in parallel with opposite polarities. Typically, the BIACTLED is connected to the anode of a green LED with the cathode connected to the BILINKLED output. A yellow LED is connected to the same outputs in the opposite polarity. The truth table is provided below.

Table 15. Bicolor Mode

BIACTLED	BILINKLED	Bicolor LED State	Indicates
0	0	Off	No link
0	1	Green	Link up
1	0	Yellow	Activity
1	1	Off	Undefined

Activity pulse stretching and blinking can be used as described above, as well as forcing the LEDs on, off, or flashing. To enable the bicolor LED forced mode, register 20, bit 10 must be written to a 1, and then register 20, bits 9 and 8 will be activated. When register 20, bit 9 is written to a 1 the BIACTLED (yellow) will flash 320 ms on, 320 ms off. When register 20, bit 8 is written to a 1, the BILINKLED (green) will flash 320 ms on, 320 ms off. Other register 20 bits can be used to force these LEDs on or off. See register 20 description for details.

## Functional Description (continued)

Table 16. Bicolor LED Mode Descriptions

R20B10	R20B9	R20B8	State
1	x	x	Bicolor Mode
0	1	0	Continuously Flash Yellow (320 ms on, 320 ms off)
0	0	1	Continuously Flash Green (320 ms on, 320 ms off)
0	1	1	NA

## Reset Operation


The 3X38 can be reset either by hardware or software. A hardware reset is accomplished by applying a negative pulse, with a duration of at least 1 ms to the RESET\_NOT pin of the 3X38 during normal operation. The device does not internally generate a hardware reset during powerup, an external reset pulse will have to be applied. The 3X38 will come out of RESET after 2 ms. A software reset is activated by setting the reset bit in the basic mode control register (bit 15, register 00h). This bit is self-clearing and, when set, will return a value of 1 until the software reset operation has completed.

Hardware reset operation samples the pins and initializes all registers to their default values. This process includes re-evaluation of all hardware-configurable registers. A hardware reset affects all eight PHY's in the device.

A software reset can reset an individual PHY, and it does not latch the external pins but does reset the registers to their respective default values.

Logic levels on several I/O pins are detected during a hardware reset to determine the initial functionality of 3X38. Some of these pins are used as output ports after reset operation.

Care must be taken to ensure that the configuration setup will not interfere with normal operation. Dedicated configuration pins can be tied to Vcc or ground directly. Configuration pins multiplexed with logic level output functions should be either weakly pulled up or weakly pulled down through resistors. Configuration pins multiplexed with LED outputs should be set up with one of the following circuits shown in Figure 15.



Note: If a resistor value other than 1.5 kΩ is used for the LED current limit resistor the configuration pull-up should also be this value.

5-6783(F).d

Figure 15. Hardware Reset Configuration

## MII Station Management

### Basic Operation

The primary function of station management is to transfer control and status information about the 3X38 to a management entity. This function is accomplished by the MDC clock input, which has a maximum frequency of 12.5 MHz, along with the MDIO signal.

The MII management interface uses MDC and MDIO to physically transport information between the PHY and the station management entity.

A specific set of registers and their contents (described in Table 18) defines the nature of the information transferred across the MDIO interface. Frames transmitted on the MII management interface will have the frame structure shown in Table 17. The order of bit transmission is from left to right. Note that reading and writing the management register must be completed without interruption. The port addresses are set by the PHYADD pins (see Table 19 for more detail).

**Table 17. MII Management Frame Format**

Read/Write (R/W)	Pre	ST	OP	PHY_ADD	REGAD	TA	DATA	IDLE
R	1...1	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDDDDDD	Z
W	1...1	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDDDDDD	Z

**Table 18. MII Management Frames—Field Descriptions**

Field	Descriptions
Pre	<b>Preamble.</b> The 3X38 will accept frames with no preamble. This is indicated by a 1 in register 1, bit 6.
ST	<b>Start of Frame.</b> The start of frame is indicated by a 01 pattern.
OP	<b>Operation Code.</b> The operation code for a read transaction is 10. The operation code for a write transaction is a 01.
PHY_ADD	<b>PHY Address.</b> The PHY address is 5 bits, allowing for 32 unique addresses. The first PHY address bit transmitted and received is the MSB of the address. A station management entity that is attached to multiple PHY entities must have prior knowledge of the appropriate PHY address for each entity.
REGAD	<b>Register Address.</b> The register address is 5 bits, allowing for 32 unique registers within each PHY. The first register address bit transmitted and received is the MSB of the address.
TA	<b>Turnaround.</b> The turnaround time is a 2-bit time spacing between the register address field, and the data field of a frame, to avoid drive contention on MDIO during a read transaction. During a write to the 3X38, these bits are driven to 10 by the station. During a read, the MDIO is not driven during the first bit time and is driven to a 0 by the 3X38 during the second bit time.
DATA	<b>Data.</b> The data field is 16 bits. The first bit transmitted and received will be bit 15 of the register being addressed.
IDLE	<b>IDLE Condition.</b> The IDLE condition on MDIO is a high-impedance state. All three state drivers will be disabled, and the PHY's pull-up resistor will pull the MDIO line to a logic 1.

## MII Station Management (continued)

### PHY\_ADD[2:0]

These signals set the management addresses and are decoded as follows.

**Table 19. PHY Addresses**

PHY_ADD[2:0]	Port 0	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7
000	0	1	2	3	4	5	6	7
001	8	9	10	11	12	13	14	15
010	16	17	18	19	20	21	22	23
011	24	25	26	27	28	29	30	31
100	6	7	8	9	10	11	12	13
101	12	13	14	15	16	17	18	19
110	18	19	20	21	22	23	24	25
111	0	0	0	0	0	0	0	0

## Unmanaged Operations

The 3X38 allows the user to set some of the station management functions during powerup or reset by strapping outputs high or low through weak resistors (10 kΩ). Table 20 shows the functions and their associated output pins. For detailed information on the functions of these output pins, refer to the section on management registers described earlier in this data sheet. Also, information on how these output pins should be strapped is discussed in the pin descriptions section (Table 3 through Table 7).

**Table 20. Output Pins**

Function (Register/Bit)	Pin	Internal Pull-Up/Pull-Down
PHY_ADD[2:0]	SPEEDLED_[2:0]	50 kΩ down
NO_LP	SPEEDLED_3	50 kΩ down
SPEED	FDUPLED_5	50 kΩ up
CARIN_EN	ACTLED_5	50 kΩ down
SCRAM_DESC_BYPASS	ACTLED_3	50 kΩ down
STRETCH_LED	ACTLED_0	50 kΩ up
FULL_DUP	FDUPLED_1	50 kΩ up
CRS_SEL	FDUPLED_0	50 kΩ down
ISOLATE_MODE	FDUPLED_2	50 kΩ down
FX_MODE_EN[7:0]	LINKLED[7:0]	50 kΩ down
RESERVED	FDUPLED_3	50 kΩ down
AUTO_EN	ACTLED_4	50 kΩ down
LIFT_EN	ACTLED_2	50 kΩ up
BLINK_LED_MODE	ACTLED_1	50 kΩ down
LED_MODE[1:0]	SPEEDLED[5:4]	50 kΩ down
RMII_MODE	FDUPLED_4	50 kΩ down

## Register Information

### Register Descriptions

The MII management 16-bit register set implemented is as follows. The PHY address pins control the management pins.

**Table 21. Summary of Management Registers (MR)**

Register Address	Symbol	Name	Default (Hex Code)
0	MR0	Control	3000h
1	MR1	Status	7849h
2	MR2	PHY Identifier 1	0180h
3	MR3	PHY Identifier 2	BB80h
4	MR4	Autonegotiation Advertisement	01E1h
5	MR5	Autonegotiation Link Partner Ability (base page, next page)	0000
6	MR6	Autonegotiation Expansion	0000
7	MR7	Next Page Transmit	0000
8—19	MR8—MR19	Reserved	—
20	MR20	—	—
21	MR21	RXER Counter	0000
22—27	MR22—MR27	Reserved	—
28	MR28	Device Specific 1 (status)	—
29	MR29	Device Specific 2 (100 Mb/s control)	2080
30	MR30	Device Specific 3 (10 Mb/s control)	0000
31	MR31	Quick Status Register	—

**Table 22. MR0—Control Register Bit Descriptions**

Bit*	Type†	Description
0.15 (SW_RESET)	R/W	<b>Reset.</b> Setting this bit to a 1 will reset the 3X38. All registers will be set to their default state. This bit is self-clearing. The default is 0.
0.14 (LOOPBACK)	R/W	<b>Loopback.</b> When this bit is set to 1, no data transmission will take place on the media. Any receive data will be ignored. The loopback signal path will contain all circuitry up to, but not including, the PMD. The autonegotiation must be turned off, and then loopback can be initiated. Transmit data can start 2 ms after loopback is initiated. The default value is a 0.
0.13 (SPEED100)	R/W	<b>Speed Selection.</b> The value of this bit reflects the current speed of operation (1 = 100 Mb/s; 0 = 10 Mb/s). This bit will only affect operating speed when the autonegotiation enable bit (register 0, bit 12) is disabled (0). This bit is ignored when autonegotiation is enabled (register 0, bit 12). This bit is ANDed with the SPEED pin signal (V13).
0.12 (NWAY_ENA)	R/W	<b>Autonegotiation Enable.</b> The autonegotiation process will be enabled by setting this bit to a 1. The default state is a 1. This bit is ANDed with the AUTO_EN pin during powerup and reset.
0.11 (PWRDN)	R/W	<b>Powerdown.</b> The 3X38 may be placed in a low-power state by setting this bit to a 1; both the 10 Mb/s transceiver and the 100 Mb/s transceiver will be powered down. While in the powerdown state, the 3X38 will respond to management transactions. The default state is a 0.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write, NA = not applicable.

**Register Information** (continued)

**Table 22. MR0—Control Register Bit Descriptions** (continued)

Bit*	Type†	Description
0.10 (ISOLATE)	R/W	<b>Isolate.</b> When this bit is set to a 1, the MII outputs will be brought to the high-impedance state. The default state is a 0.
0.9 (REDONWAY)	R/W	<b>Restart Autonegotiation.</b> Normally, the autonegotiation process is started at power-up. The process may be restarted by setting this bit to a 1. The default state is a 0. The NWAYDONE bit (register 1, bit 5) is reset when this bit goes to a 1. This bit is self-cleared when autonegotiation restarts.
0.8 (FULL_DUP)	R/W	<b>Duplex Mode.</b> This bit reflects the mode of operation (1 = full duplex; 0 = half duplex). This bit is ignored when the autonegotiation enable bit (register 0, bit 12) is enabled. The default state is a 0. This bit is ORed with the FULL_DUP pin (W6).
0.7 (COLTST)	R/W	<b>Collision Test.</b> When this bit is set to a 1, the 3X38 will assert the internal COL signal in response to RTX_EN. This bit has no external effect on the RMII or SMII pins.
0.6:0 (RESERVED)	NA	<b>Reserved.</b> All bits will read 0.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read, W = write, NA = not applicable.

**Table 23. MR1—Status Register Bit Descriptions**

Bit*	Type†	Description
1.15 (T4ABLE)	R	<b>100Base-T4 Ability.</b> This bit will always be a 0. 0: Not able. 1: Able.
1.14 (TXFULDUP)	R	<b>100Base-TX Full-Duplex Ability.</b> This bit will always be a 1. 0: Not able. 1: Able.
1.13 (TXHAFDUP)	R	<b>100Base-TX Half-Duplex Ability.</b> This bit will always be a 1. 0: Not able. 1: Able.
1.12 (ENFULDUP)	R	<b>10Base-T Full-Duplex Ability.</b> This bit will always be a 1. 0: Not able. 1: Able.
1.11 (ENHAFDUP)	R	<b>10Base-T Half-Duplex Ability.</b> This bit will always be a 1. 0: Not able. 1: Able.
1.10:7 (RESERVED)	R	<b>Reserved.</b> All bits will read as a 0.
1.6 (NO_PA_OK)	R	<b>Suppress Preamble.</b> When this bit is set to a 1, it indicates that the 3X38 accepts management frames with the preamble suppressed.
1.5 (NWAYDONE)	R	<b>Autonegotiation Complete.</b> When this bit is a 1, it indicates the autonegotiation process has been completed. The contents of registers MR4, MR5, MR6, and MR7 are now valid. The default value is a 0. This bit is reset when autonegotiation is started.
1.4 (REM_FLT)	R	<b>Remote Fault.</b> When this bit is a 1, it indicates a remote fault has been detected. This bit will remain set until cleared by reading the register. The default is a 0.
1.3 (NWAYABLE)	R	<b>Autonegotiation Ability.</b> When this bit is a 1, it indicates the ability to perform autonegotiation. The value of this bit is always a 1.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read, W = write, NA = not applicable.

**Register Information** (continued)

**Table 23. MR1—Status Register Bit Descriptions** (continued)

Bit*	Type†	Description
1.2 (LSTAT_OK)	R	<b>Link Status.</b> When this bit is a 1, it indicates a valid link has been established. This bit has a latching function: a link failure will cause the bit to clear and stay cleared until it has been read via the management interface.
1.1 (JABBER)	R	<b>Jabber Detect.</b> This bit will be a 1 whenever a jabber condition is detected. It will remain set until it is read, and the jabber condition no longer exists.
1.0 (EXT_ABLE)	R	<b>Extended Capability.</b> This bit indicates that the 3X38 supports the extended register set (MR2 and beyond). It will always read a 1.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read.

**Table 24. MR2, MR3—PHY Identification Registers (1 and 2) Bit Descriptions**

Bit*	Type†	Description
2.15:0 (OUI[3:18])	R	<b>Organizationally Unique Identifier.</b> The third through the twenty-fourth bit of the OUI assigned to the PHY manufacturer by the <i>IEEE</i> are to be placed in bits 2.15:0 and 3.15:10. The value of bits 15:0 is 0180h.
3.15:10 (OUI[19:24])	R	<b>Organizationally Unique Identifier.</b> The remaining 6 bits of the OUI. The value for bits 15:10 is 1Dh.
3.9:4 (MODEL[5:0])	R	<b>Model Number.</b> 6-bit model number of the device. The model number is 38h.
3.3:0 (VERSION[3:0])	R	<b>Revision Number.</b> The value of the present revision number is 3h.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read.

**Table 25. MR4—Autonegotiation Advertisement Register Bit Descriptions**

Bit*	Type†	Description
4.15 (NEXT_PAGE)	R/W	<b>Next Page.</b> The next page function is activated by setting this bit to a 1. This will allow the exchange of additional data. Data is carried by optional next pages of information.
4.14 (ACK)	R/W	<b>Acknowledge.</b> This bit is the acknowledge bit from the link code word.
4.13 (REM_FAULT)	R/W	<b>Remote Fault.</b> When set to 1, the 3X38 indicates to the link partner a remote fault condition.
4.12:11 (RESERVED)	NA	<b>Reserved.</b> These bits will read zero.
4.10 (PAUSE)	R/W	<b>Pause.</b> When set to a 1, it indicates that the 3X38 wishes to exchange flow control information with its link partner.
4.9 (100BASET4)	R/W	<b>100Base-T4.</b> This bit should always be set to 0.
4.8 (100BASET_FD)	R/W	<b>100Base-TX Full Duplex.</b> If written to 1, autonegotiation will advertise that the 3X38 is capable of 100Base-TX full-duplex operation.
4.7 (100BASETX)	R/W	<b>100Base-TX.</b> If written to 1, autonegotiation will advertise that the 3X38 is capable of 100Base-TX operation.
4.6 (10BASET_FD)	R/W	<b>10Base-T Full Duplex.</b> If written to 1, autonegotiation will advertise that the 3X38 is capable of 10Base-T full-duplex operation.
4.5 (10BASET)	R/W	<b>10Base-T.</b> If written to 1, autonegotiation will advertise that the 3X38 is capable of 10Base-T operation.
4.4:0 (SELECT)	R/W	<b>Selector Field.</b> Reset with the value 00001 for <i>IEEE</i> 802.3.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read, W = write.



**Register Information** (continued)

**Table 26. MR5—Autonegotiation Link Partner Ability (Base Page) Register Bit Descriptions**

Bit*	Type†	Description
5.15 (LP_NEXT_PAGE)	R	<b>Link Partner Next Page.</b> When this bit is set to 1, it indicates that the link partner wishes to engage in next page exchange.
5.14 (LP_ACK)	R	<b>Link Partner Acknowledge.</b> When this bit is set to 1, it indicates that the link partner has successfully received at least three consecutive and consistent FLP bursts.
5.13 (LP_REM_FAULT)	R	<b>Remote Fault.</b> When this bit is set to 1, it indicates that the link partner has a fault.
5.12:5 (LP_TECH_ABILITY)	R	<b>Technology Ability Field.</b> This field contains the technology ability of the link partner. These bits are similar to the bits defined for the MR4 register (see Table 25).
5.4:0 (LP_SELECT)	R	<b>Selector Field.</b> This field contains the type of message sent by the link partner. For <i>IEEE</i> 802.3 compliant link partners, this field should read 00001.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read.

**Table 27. MR5—Autonegotiation Link Partner (LP) Ability Register (Next Page) Bit Descriptions**

Bit*	Type†	Description
5.15 (LP_NEXT_PAGE)	R	<b>Next Page.</b> When this bit is set to a logic 0, it indicates that this is the last page to be transmitted. A logic 1 indicates that additional pages will follow.
5.14 (LP_ACK)	R	<b>Acknowledge.</b> When this bit is set to a logic 1, it indicates that the link partner has successfully received its partner's link code word.
5.13 (LP_MES_PAGE)	R	<b>Message Page.</b> This bit is used by the NEXT_PAGE function to differentiate a message page (logic 1) from an unformatted page (logic 0).
5.12 (LP_ACK2)	R	<b>Acknowledge 2.</b> This bit is used by the NEXT_PAGE function to indicate that a device has the ability to comply with the message (logic 1) or not (logic 0).
5.11 (LP_TOGGLE)	R	<b>Toggle.</b> This bit is used by the arbitration function to ensure synchronization with the link partner during next page exchange. Logic 0 indicates that the previous value of the transmitted link code word was logic 1. Logic 1 indicates that the previous value of the transmitted link code word was logic 0.
5.10:0 (MCF)	R	<b>Message/Unformatted Code Field.</b> With these 11 bits, there are 2048 possible messages. Message code field definitions are described in annex 28C of the <i>IEEE</i> 802.3U standard.

\* The format for the pin descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read.

**Register Information** (continued)

**Table 28. MR6—Autonegotiation Expansion Register Bit Descriptions**

Bit*	Type†	Description
6.15:5 (RESERVED)	R	<b>Reserved.</b>
6.4 (PAR_DET_FAULT)	R/LH	<b>Parallel Detection Fault.</b> When this bit is set to 1, it indicates that a fault has been detected in the parallel detection function. This fault is due to more than one technology detecting concurrent link conditions. This bit can only be cleared by reading this register.
6.3 (LP_NEXT_PAGE_ABLE)	R	<b>Link Partner Next Page Able.</b> When this bit is set to 1, it indicates that the link partner supports the next page function.
6.2 (NEXT_PAGE_ABLE)	R	<b>Next Page Able.</b> This bit is set to 1, indicating that this device supports the NEXT_PAGE function.
6.1 (PAGE_REC)	R/LH	<b>Page Received.</b> When this bit is set to 1, it indicates that a NEXT_PAGE has been received.
6.0 (LP_NWAY_ABLE)	R	<b>Link Partner Autonegotiation Able.</b> When this bit is set to 1, it indicates that the link partner is autonegotiation able.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, LH = latched high.

**Table 29. MR7—Next Page Transmit Register Bit Descriptions**

Bit*	Type†	Description
7.15 (NEXT_PAGE)	R/W	<b>Next Page.</b> This bit indicates whether or not this is the last next page to be transmitted. When this bit is 0, it indicates that this is the last page. When this bit is 1, it indicates there is an additional next page.
7.14 (ACK)	R	<b>Acknowledge.</b> This bit is the acknowledge bit from the link code word.
7.13 (MESSAGE)	R/W	<b>Message Page.</b> This bit is used to differentiate a message page from an unformatted page. When this bit is 0, it indicates an unformatted page. When this bit is 1, it indicates a formatted page.
7.12 (ACK2)	R/W	<b>Acknowledge 2.</b> This bit is used by the next page function to indicate that a device has the ability to comply with the message. It is set as follows: <ul style="list-style-type: none"> <li>■ When this bit is 0, it indicates the device cannot comply with the message.</li> <li>■ When this bit is 1, it indicates the device will comply with the message.</li> </ul>
7.11 (TOGGLE)	R	<b>Toggle.</b> This bit is used by the arbitration function to ensure synchronization with the link partner during next page exchange. This bit will always take the opposite value of the toggle bit in the previously exchanged link code word: <ul style="list-style-type: none"> <li>■ If the bit is a logic 0, the previous value of the transmitted link code word was a logic 1.</li> <li>■ If the bit is a 1, the previous value of the transmitted link code word was a 0.</li> </ul> The initial value of the toggle bit in the first next page transmitted is the inverse of the value of bit 11 in the base link code word, and may assume a value of 1 or 0.
7.10:0 (MCF)	R/W	<b>Message/Unformatted Code Field.</b> With these 11 bits, there are 2048 possible messages. Message code field definitions are described in annex 28C of the <i>IEEE 802.3U</i> standard.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write.

Register Information (continued)

Table 30. MR20—LED and FIFO Configuration

Bit*	Signal	Type†	Description
20.15:13	Reserved	R	<b>Reserved.</b>
20.12	ENH_CRSDV	R/W	<b>Enhanced CRS_DV.</b> This bit, when written to a 1, changes the behavior of CRS_DV in 100 Mbps mode so that CRS_DV only goes high if RXDV (receive data valid) is high. When this bit is a 0 (default), RCRS_DV will go high on CRS assertion. Default = 0.
20.11	FIFO_DEP	R/W	<b>FIFO Depth.</b> 0 = Normal RMII FIFO depth (32-bit) 1 = reduced RMII FIFO depth (16-bit) (for better latency). Default = 0.
20.10	AUTO_MODE	R/W	<b>Automatic Mode.</b> Disable bicolor automatic mode, when written to a 1. When the bicolor automatic mode is disabled the forced bicolor LED mode is entered, such that register 20, bits 9 and 8 are now activated. When in automatic mode (default), the link LED will go low whenever activity LED is high. Default = 0. This bit is only valid in bicolor LED mode.
20.9	ACTLED_FLASH	R/W	<b>Activity LED Flash.</b> Force activity LED to flash at 320 ms high/low time, when written to a 1. Default = 0. This bit is only valid in bicolor LED mode, and automatic mode is disabled.
20.8	LINKLED_FLASH	R/W	<b>Link LED Flash.</b> Force link LED to flash at 320 ms high/low time, when written to a 1. Default = 0. This bit is only valid in bicolor LED mode, and automatic mode is disabled.
20.7	FDUPLED_ON	R/W	<b>FDUPLED On.</b> Force FDUPLED on, when written to a 1. Default = 0.
20.6	FDUPLED_OFF	R/W	<b>FDUPLED Off.</b> Force FDUPLED off, when written to a 1 (FDUPLED on overrides this). Default = 0.
20.5	ACTLED_ON	R/W	<b>Force ACT On.</b> Force activity LED on, when written to a 1. Default = 0.
20.4	ACTLED_OFF	R/W	<b>Force ACT Off.</b> Force activity LED off, when written to a 1 (ACT on overrides this). Default = 0.
20.3	SPEEDLED_ON	R/W	<b>Force Speed On.</b> Force speed LED on, when written to a 1. Default = 0.
20.2	SPEEDLED_OFF	R/W	<b>Force Speed Off.</b> Force speed LED off, when written to a 1 (speed on overrides this). Default = 0.
20.1	LINKLED_ON	R/W	<b>Force LINKLED On.</b> Force link LED on, when written to a 1. Default = 0.
20.0	LINKLED_OFF	R/W	<b>Force LINKLED Off.</b> Force link LED on, when written to a 1 (LINKLED on overrides this). Default = 0.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read, W = write.

Table 31. MR21—RXER Counter

Bit*	Signal	Type†	Description
21.0	COUNT_MODE	W	<b>Counter Mode.</b> This bit, when 0, puts this register in 16-bit counter mode. When 1, it puts this register in 8-bit counter mode. This bit is reset to a 0 and cannot be read.
21.15:0	COUNT_16	R	<b>Counter Value 16-bit Mode.</b> When in 16-bit counter mode, these maintain a count of RXERs (receive errors). It is reset on a read operation.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.  
† R = read, W = write, NA = not applicable.

**Register Information** (continued)

**Table 31. MR21—RXER Counter** (continued)

Bit*	Signal	Type†	Description
21.7:0	COUNT_8	R	<b>Counter Value 8-bit Mode.</b> When in 8-bit counter mode, these maintain a count of RXERs (receive errors). It is reset on a read operation.
21.11:8	FALSE_CARRIER	R	<b>False Carrier Count.</b> When in 8-bit mode, these contain a count of false carrier events (802.3 Section 27.3.1.5.1). It is reset on a read operation.
21.15:12	DISCONN	R	<b>Disconnect Count.</b> When in 8-bit mode, these contain a count of disconnect events (Link Unstable 6, 802.3 Section 27.3.1.5.1). It is reset on a read operation.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write.

**Table 32. MR28—Device-Specific Register 1 (Status Register) Bit Descriptions**

Bit*	Type†	Description
28.15:9 (UNUSED)	R	<b>Unused.</b> Read as 0.
28.8 (BAD_FRM)	R/LH	<b>Bad Frame.</b> If this bit is a 1, it indicates a packet has been received without an SFD. This bit is only valid in 10 Mbits/s mode.  This bit is latching high and will only clear after it has been read or the device has been reset.
28.7 (CODE)	R/LH	<b>Code Violation.</b> When this bit is a 1, it indicates a Manchester code violation has occurred. The error code will be output on the RRXD lines. Refer to Table 1 for a detailed description of the RRXD pin error codes. This bit is only valid in 10 Mbits/s mode.  This bit is latching high and will only clear after it has been read or the device has been reset.
28.6 (APS)	R	<b>Autopolarity Status.</b> When register 30, bit 3 is a 0 and this bit is a 1, it indicates the 3X38 has detected and corrected a polarity reversal on the twisted pair.  If the APF_EN bit (register 30, bit 3) is a 0, the reversal will be corrected inside the 3X38. This bit is not valid in 100 Mbits/s operation.
28.5 (DISCON)	R/LH	<b>Disconnect.</b> If this bit is a 1, it indicates a disconnect. This bit will latch high until read. This bit is only valid in 100 Mbits/s mode.
28.4 (UNLOCKED)	R/LH	<b>Unlocked.</b> Indicates that the TX scrambler lost lock. This bit will latch high until read. This bit is only valid in 100 Mbits/s mode.
28.3 (RXERR_ST)	R/LH	<b>RX Error Status.</b> Indicates a false carrier. This bit will latch high until read. This bit is only valid in 100 Mbits/s mode.
28.2 (FRC_JAM)	R/LH	<b>Force Jam.</b> This bit will latch high until read. This bit is only valid in 100 Mbits/s mode.
28.1 (LNK100UP)	R	<b>Link Up 100.</b> This bit, when set to a 1, indicates a 100 Mbits/s transceiver is up and operational.
28.0 (LNK10UP)	R	<b>Link Up 10.</b> This bit, when set to a 1, indicates a 10 Mbits/s transceiver is up and operational.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, LH = latched high.

**Register Information** (continued)

**Table 33. MR29—Device-Specific Register 2 (100 Mbits/s Control) Bit Descriptions**

Bit*	Type†	Description
29.15 (LOCALRST)	R/W	<b>Management Reset.</b> This is the local management reset bit. Writing a logic 1 to this bit will cause the lower 16 registers and registers 28 and 29 to be reset to their default values. This bit is self-clearing.
29.14 (RST1)	R/W	<b>Generic Reset 1.</b> This register is used for manufacture test only.
29.13 (RST2)	R/W	<b>Generic Reset 2.</b> This register is used for manufacture test only.
29.12 (100_OFF)	R/W	<b>100 Mbits/s Transmitter Off.</b> When this bit is set to 0, it forces TPIP low and TPIN– high. This bit defaults to 1.
29.11 (LED_BLINK)	R/W	<b>LED Blinking.</b> This register, when 1, enables LED blinking. This is ORed with the BLINK_LED_MODE pin (T2). Default is 0.
29.10 (CRS_SEL)	R/W	<b>Carrier Sense Select.</b> RCRS_DV will be asserted on receive only when this bit is set to a 1. If this bit is set to logic 0, RCRS_DV will be asserted on receive or transmit. This bit is ORed with the CRS_SEL pin.
29.9 (LINK_ERR)	R/W	<b>Link Error Indication.</b> When this bit is a 1, a link error code will be reported on RRXD[1:0] of the 3X38 when RRX_ER is asserted on the MII. If it is 0, it will disable this function.
29.8 (PKT_ERR)	R/W	<b>Packet Error Indication Enable.</b> When this bit is a 1, a packet error code, which indicates that the scrambler is not locked, will be reported on receive data outputs of the 3X38 when RRX_ER is asserted on the RMII. When this bit is 0, it will disable this function.
29.7 (PULSE_STR)	R/W	<b>Pulse Stretching.</b> When this bit is set to 1, the activity LED and collision LED output signals will be stretched between approximately 42 ms—84 ms. If this bit is 0, it will disable this feature. Default state is 0.
29.6 (EDB)	R/W	<b>Encoder/Decoder Bypass.</b> This mode is no longer supported; keep this bit set to 0 (default).
29.5 (SAB)	R/W	<b>Symbol Aligner Bypass.</b> When this bit is set to 1, the aligner function will be disabled.
29.4 (SDB)	R/W	<b>Scrambler/Descrambler Bypass.</b> When this bit is set to 1, the scrambling/descrambling functions will be disabled. This bit is ORed with the scrambler/descrambler bypass pin (U1).
29.3 (CARIN_EN)	R/W	<b>Carrier Integrity Enable.</b> When this bit is set to a 1, carrier integrity is enabled. This bit is ORed with the CARIN_EN pin (U3).
29.2 (JAM_COL)	R/W	<b>Jam Enable.</b> This mode is no longer supported, keep this bit set to 0 (default).
29.1 (FEF-EN)	R/W	<b>Far-End Fault Enable.</b> This bit is used to enable the far-end fault detection and transmission capability. This capability may only be used if autonegotiation is disabled. This capability is to be used only with media which does not support autonegotiation. Setting this bit to 1 enables far-end fault detection, and logic 0 will disable the function. Default state is 0.
29.0 (FX)	R/W	<b>Fiber-Optic Mode.</b> When this bit is a 1, the 3X38 is in fiber-optic mode (10Base-T and 100Base-TX disabled). When low, it will enable 10Base-T and 100Base-TX mode. This bit is ORed with FX_MODE_EN pins. This bit defaults to 1.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write.

Register Information (continued)

Table 34. MR30—Device-Specific Register 3 (10 Mbits/s Control) Bit Descriptions

Bit*	Type†	Description
30.15 (Test10TX)	R/W	<b>10Base-T Transmitter Test.</b> When high and 10Base-T is powered up, a continuous 10 MHz signal (1111) will be transmitted. This is only meant for testing. Default 0.
30.14 (RxPllEn)	R/W	<b>10Base-T Low Power Mode Disable.</b> When high, all 10Base-T logic will be powered up when the link is up. Otherwise, portions of the logic will be powered down when no data is being received to conserve power. Default is 0.
30.13 (JAB_DIS)	R/W	<b>Jabber Disable.</b> When this bit is 1, disables the jabber function of the 10Base-T receive. Default is 0.
30.12:7 (UNUSED)	R/W	<b>Unused.</b> Read as 0.
30.6 (LITF_ENH)	R/W	<b>Enhanced Link Integrity Test Function.</b> When high, and function is enabled, it will detect and change speed from 10 Mbits/s to 100 Mbits/s when an instantaneous speed change occurs. This is ORed with the LITF_ENH input (pin T3). Default is 0.
30.5 (HBT_EN)	R/W	<b>Heartbeat Enable.</b> When this bit is a 1, the heartbeat function will be enabled. Valid in 10 Mbits/s mode only.
30.4 (ELL_EN)	R/W	<b>Extended Line Length Enable.</b> When this bit is a 1, the receive squelch levels are reduced from a nominal 435 mV to 350 mV, allowing reception of signals with a lower amplitude. Valid in 10 Mbits/s mode only.
30.3 (APF_EN)	R/W	<b>Autopolarity Function Disable.</b> When this bit is a 0 and the 3X38 is in 10 Mbits/s mode, the autopolarity function will determine if the TP link is wired with a polarity reversal. Default is 0.  If there is a polarity reversal, the 3X38 will assert the APS bit (register 28, bit 6) and correct the polarity reversal. If this bit is a 1 and the device is in 10 Mbits/s mode, the reversal will not be corrected.
30.2 (RESERVED)	R/W	<b>Reserved.</b>
30.1 (SERIAL_SEL)	R/W	<b>Serial Select.</b> When this bit is set to a 1, 10 Mbits/s serial mode will be selected. When the 3X38 is in 100 Mbits/s mode, this bit will be ignored.
30.0 (ENA_NO_LP)	R/W	<b>No Link Pulse Mode.</b> Setting this bit to a 1 will allow 10 Mbits/s operation with link pulses disabled. If the 3X38 is configured for 100 Mbits/s operation, setting this bit will not affect operation.

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write.

Register Information (continued)

Table 35. MR31—Device-Specific Register 4 (Quick Status) Bit Descriptions

Register/Bit*	Type†	Description
31.15 (ERROR)	R	<b>Receiver Error.</b> When this bit is a 1, it indicates that a receive error has been detected. This bit is valid in 100 Mbps/s only. This bit will remain set until cleared by reading the register. Default is a 0.
31.14 (RXERR_ST)/ (LINK_STAT_CHANGE)	R	<b>False Carrier.</b> When bit [31.7] is set to 0 and this bit is a 1, it indicates that the carrier detect state machine has found a false carrier. This bit is valid in 100 Mbps/s only. This bit will remain set until cleared by reading the register. Default is 0.
		<b>Link Status Change.</b> When bit [31.7] is set to a 1, this bit is redefined to become the LINK_STAT_CHANGE bit and goes high whenever there is a change in link status (bit [31.11] changes state).
31.13 (REM_FLT)	R	<b>Remote Fault.</b> When this bit is a 1, it indicates a remote fault has been detected. This bit will remain set until cleared by reading the register. Default is a 0.
31.12 (UNLOCKED)/ (JABBER)	R	<b>Unlocked/Jabber.</b> If this bit is set when operating in 100 Mbps/s mode, it indicates that the TX descrambler has lost lock. If this bit is set when operating in 10 Mbps/s mode, it indicates a jabber condition has been detected. This bit will remain set until cleared by reading the register.
31.11 (LSTAT_OK)	R	<b>Link Status.</b> When this bit is a 1, it indicates a valid link has been established. This bit has a latching low function: a link failure will cause the bit to clear and stay cleared until it has been read via the management interface.
31.10 (PAUSE)	R	<b>Link Partner Pause.</b> When this bit is set to a 1, it indicates that the 3X38 wishes to exchange flow control information.
31.9 (SPEED100)	R	<b>Link Speed.</b> When this bit is set to a 1, it indicates that the link has negotiated to 100 Mbps/s. When this bit is a 0, it indicates that the link is operating at 10 Mbps/s.
31.8 (FULL_DUP)	R	<b>Duplex Mode.</b> When this bit is set to a 1, it indicates that the link has negotiated to full-duplex mode. When this bit is a 0, it indicates that the link has negotiated to half-duplex mode.
31.7 (INT_CONF)	R/W	<b>Interrupt Configuration.</b> When this bit is set to a 0, it defines bit [31.14] to be the RXERR_ST bit and the interrupt pin (MASK_STAT_INT) (pin 69) goes low whenever any of bits [31.15:12] go high, or bit [31.11] goes low. When this bit is set high, it redefines bit [31.14] to become the LINK_STAT_CHANGE bit, and the interrupt pin (MASK_STAT_INT) goes low only when the link status changes (bit [31.14] goes high). This bit defaults to 0.
31.6 (INT_MASK)	R/W	<b>Interrupt Mask.</b> When set high, no interrupt is generated by this channel under any condition. When set low, interrupts are generated according to bit [31.7].
31.5:3 (LOW_AUTO_STATE)	R	<b>Lowest Autonegotiation State.</b> These 3 bits report the state of the lowest autonegotiation state reached since the last register read, in the priority order defined below: 000: Autonegotiation enable. 001: Transmit disable or ability detect. 010: Link status check. 011: Acknowledge detect. 100: Complete acknowledge. 101: FLP link good check. 110: Next page wait. 111: FLP link good.
31.2:0 (HI_AUTO_STATE)	R	<b>Highest Autonegotiation State.</b> These 3 bits report the state of the highest autonegotiation state reached since the last register read, as defined above for bit [31.5:3].

\* The format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the register.

† R = read, W = write.

### Absolute Maximum Ratings (T<sub>A</sub> = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

**Table 36. Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Ambient Operating Temperature	T <sub>A</sub>	0	70	°C
Storage Temperature	T <sub>stg</sub>	-40	125	°C
Power Dissipation	P <sub>D</sub>	—	3.5	W
Voltage on Any Pin with Respect to Ground	—	-0.5	V <sub>DD</sub> + 0.3	V
Maximum Supply Voltage	—	—	3.8	V

**Table 37. Operating Conditions**

Parameter	Symbol	Min	Typ*	Max	Unit
Operating Supply Voltage	—	3.135	3.3	3.465	V
Power Dissipation:					
Powerdown	—	—	0.2	—	W
All Ports Autonegotiating <sup>†</sup>	P <sub>D</sub>	—	0.4	—	W
All Ports 10Base-T Link TX/RX 0%	P <sub>D</sub>	—	0.25	—	W
10Base-T TX/RX 100%	P <sub>D</sub>	—	2.7	—	W
100Base-T TX	P <sub>D</sub>	—	3.2	—	W

\* Typical power dissipations are specified at 3.3 V and 25 °C. This is the power dissipated by the 3X38.

† During autonegotiation, we use a patent-pending technique of turning off a majority of the circuitry, and only powerup the necessary link detect circuitry. Thus, our autonegotiation power is very low.

**Table 38. dc Characteristics**


Parameter	Symbol	Conditions	Min	Max	Unit
TTL Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> = 3.3 V, V <sub>SS</sub> = 0.0 V	2.0	—	V
TTL Input Low Voltage	V <sub>IL</sub>	V <sub>DD</sub> = 3.3 V, V <sub>SS</sub> = 0.0 V	—	0.8	V
TTL Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> = 3.3 V, V <sub>SS</sub> = 0.0 V	2.4	—	V
TTL Output Low Voltage	V <sub>OL</sub>	V <sub>DD</sub> = 3.3 V, V <sub>SS</sub> = 0.0 V	—	0.4	V
LED Output Current	I <sub>LED</sub>	—	—	10	mA
RMI Output Current	I <sub>MII</sub>	—	—	10	mA
PECL Input High Voltage	V <sub>IH</sub>	—	V <sub>DD</sub> - 1.16	V <sub>DD</sub> - 0.88	V
PECL Input Low Voltage	V <sub>IL</sub>	—	V <sub>DD</sub> - 1.81	V <sub>DD</sub> - 1.47	V
PECL Output High Voltage	V <sub>OH</sub>	—	V <sub>DD</sub> - 0.8	—	V
PECL Output Low Voltage	V <sub>OL</sub>	—	—	V <sub>DD</sub> - 1.60	V
Oscillator Input	X <sub>IN</sub>	—	-50	50	ppm
Input Capacitance	MII C <sub>IN</sub>	—	—	8	pF



## Clock Timing

Table 39. System Clock (RMII Mode)

Symbol	Parameter	Min	Max	Unit
t1	Clock High Pulse Width	8	12	ns
t2	Clock Low Pulse Width	8	12	ns
t3	Clock Period	19.999	20.001	ns




5-6784(F).b

Figure 16. System Clock

Table 40. Management Clock

Symbol	Parameter	Min	Max	Unit
t1	MDC High Pulse Width	40	—	ns
t2	MDC Low Pulse Width	40	—	ns
t3	MDC Period*	80	—	ns
t4	MDIO(I) Setup to MDC Rising Edge	10	—	ns
t5	MDIO(O) Hold Time from MDC Rising Edge	10	—	ns
t6	MDIO(O) Valid from MDC Rising Edge	0	40	ns

\* If the MDC period is less than 160 ns, then there are additional constraints with respect to RMCLK (see MDC pin description).




5-6786(F)

Figure 17. Management Clock

**Clock Timing** (continued)

**Table 41. RMII Receive Timing**

Symbol	Parameter	Min	Typ	Max	Unit
t1	RXER, CRS_DV, RXD[1:0] Prop Delay with 25 pF Load	2	—	10	ns




5-6787(F).b.r1

**Figure 18. RMII Receive Timing**

**Table 42. RMII Transmit Timing**

Symbol	Parameter	Min	Max	Unit
t1	TXEN, TXD[1:0] Setup to REF_CLK Rise	4	—	ns
t2	TXER, TXEN, TXD[3:0] Hold After TXCLK Rise	2	—	ns




5-6788(F).b.r1

**Figure 19. RMII Transmit Timing**

**Clock Timing** (continued)

**Table 43. Transmit Timing**

Symbol	Parameter	Min	Max	Unit
t1	Transmit Latency (100 Mbits/s)	6	14	BT
	Transmit Latency (10 Mbits/s)	4	10	BT
t2	Sampled TXEN Inactive to End of Frame (100 Mbits/s)	—	20	BT
	Sampled TXEN Inactive to End of Frame (10 Mbits/s)	—	7	BT




5-6789(F).a.r2

**Figure 20. Transmit Timing**

**Table 44. SMII Timing**

Symbol	Parameter	Min	Max	Unit
t1	RMCLK Period ( $\pm 50$ ppm)	8	8	ns
t2	Output Delay	2.0	5	ns
t3	Setup	1.5	—	ns
t4	Input Hold	1	—	ns




5-7508(F).ar2

**Figure 21. SMII Timing**

**Clock Timing** (continued)

**Table 45. Receive Timing**

Symbol	Parameter	Min	Max	Unit
t1	Receive Frame to CRS_DV High (100 Mbits/s)	—	18	BT
	Receive Frame to CRS_DV High (10 Mbits/s)	—	32	BT
t2	End of Receive Frame to CRS_DV Low (100 Mbits/s)	13	24	BT
	End of Receive Frame to CRS_DV Low (10 Mbits/s)	—	9	BT




5-6790(F).a.1

**Figure 22. Receive Timing**

**Clock Timing** (continued)

**Table 46. Reset and Configuration Timing**

Symbol	Parameter	Min	Max	Unit
t1	Power On to Reset High	0.5	—	s
t2	Reset Pulse Width	1	—	ms
t3	Configuration Pin Setup	10	—	ns
t4	Configuration Pin Hold	20	—	ns




5-6791(F).a

**Figure 23. Reset and Configuration Timing**

**Clock Timing** (continued)

**Table 47. PMD Characteristics**

Symbol	Parameter	Min	Max	Unit
t1	TPTX+/TPTX- Rise Time	3	5	ns
t2	TPTX+/TPTX- Fall Time	3	5	ns
t3	TP Skew	—	0.5	ns




5-6792(F).a

**Figure 24. PMD Characteristics**

## Outline Diagram

### 208-Pin SQFP

Dimensions are in millimeters.



5-52196(F),r14

---

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>, or for FPGA information, <http://www.lucent.com/orca>

E-MAIL: [docmaster@micro.lucent.com](mailto:docmaster@micro.lucent.com)

N. AMERICA: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286  
**1-800-372-2447**, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256  
**Tel. (65) 778 8833**, FAX (65) 777 7495

CHINA: Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China **Tel. (86) 21 6440 0468, ext. 325**, FAX (86) 21 6440 0652

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan  
**Tel. (81) 3 5421 1600**, FAX (81) 3 5421 1700

EUROPE: Data Requests: MICROELECTRONICS GROUP DATALINE: **Tel. (44) 7000 582 368**, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: **(49) 89 95086 0** (Munich), UNITED KINGDOM: **(44) 1344 865 900** (Ascot),

FRANCE: **(33) 1 40 83 68 00** (Paris), SWEDEN: **(46) 8 594 607 00** (Stockholm), FINLAND: **(358) 9 3507670** (Helsinki),

ITALY: **(39) 02 6608131** (Milan), SPAIN: **(34) 1 807 1441** (Madrid)

---

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

