

MOS INTEGRATED CIRCUIT μ PD70423

V55SC™ 16-BIT MICROPROCESSOR

DESCRIPTION

The μ PD70423 (also called V55SC) is a microprocessor with a 16-bit CPU, RAM UART, timer, DMA controller, and interrupt controller all integrated on one chip.

The V55SC is one in the V55 family and is software compatible with the single-chip microcomputer mPD70322, and (also called V25™ and V35™). The V55 family is a high-order V25 model and is capable of higher functions, and higher performance and can be used in all application fields.

Especially, the serial data communication function in the V55SC is enhanced.

FEATURES

- Internal 16-bit architecture
- External 16/8-bit selectable data bus width
- Software compatible with the V20™, V30™ (native mode), V25, and V35 (There are additional instructions.)
- Minimum instruction cycle: 160 ns/12.5 MHz (for an external clock of 25 MHz)
- Memory space: Mainmemory space: 15M bytes

Local memory space: 1M byte (mapping onto an area contiguous with the main memory

space)

• Register file space (in on-chip RAM) : 512 bytes/16 register banks

I/O space

: 64K bytes

- Partitioning the memory in varisble sizes (maximum of 6 blocks) and automatic wait control
- I/O line (input port: 5-bit, input/output port: 51 bits)
- Universal asynchronous receiver/transmitter (UART): 1 channel
 - On-chip exclusive baudrate generator
 - Start-up transmission mode
- Multiprotocol serial controller (MPSC): 2 channels
 - μPD72001/72002 subset functions
 - · On-chip exclusive baud rate generator
 - · SYNC mode, ASYNC mode, HDLC mode
- DMA controller (DMAC): 2 channels
 - 4 types of DMA transmission modes (single transfer, demand release, single step, burst)
 - Intelligent DMA mode (ring buffer management operation)
 - DMA transmission rate: Maximum 4.1M word/sec (during I/O memory transmission in the burst mode)
 - · DMA memory address register (linear): 24 bits
 - Terminal counter: 21 bits
- Local bus DMA controller (LDMAC): 4 channels
 - · Block chain operation

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

The mark 🖈 shows major revised points

Document No. (O.D.No. ID-8206A) Date Published March 1993 P Printed in Japan

NEC Corporation 1991

■ 6427525 0066473 937 ■

- Interrupt controller
 - Multiple interrupt serving control according to programmable priority (4 levels)
 - 3 types of interrupt response formats

Vector interrupt function, register bank switching function, macro service function

- Dram and pseudo SRAM refresh function
- Wachdog timer function
- Standby function (STOP mode, HALT mode, IDLE mode)
- · On-chip clock generation circuit
- 16-bit timer/counter: 4 channels
- Software interval timer (16 bits)
- · Address block wait insertion function and RAS/CAS switching timing generation function

USES

• It can be used in sysyem control for data processing which uses serial communication (Data processing terminals, G4 facsimiles, switching devices, television telephones, etc.)


ORDING INFORMATION

Ordering Name	Package	Maximum Operating Frequency (MHz)	Quality Grade
μPD70423GD-5BB	120-pin plastic QFP (□28)	12.5	Standard
μPD70423SA	132-pin plastic PGA	12.5	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONNECTION DIAGRAM (TOP VIEW)

(1) 120-Pin Plastic QFP



Remarks IC: Internally Connected

Note 1. The IC (H) pin should be connected to $V\infty$ externally by way of a pull-up resister (1 to 10 k Ω).

2. The IC (L) pin should be connected to GND externally by way of a pull-up resister (1 to 10 k Ω).

3. The OPEN pin should not be connected to anything.

Na	Cional Nama	Port	No.	Signal Name	Port	No.	Signal Name	Port
No.	Signal Nane	<u> </u>	-	Signal Name	Pon	<u> </u>	Signal Name	Port
F1	LRD	P81	К3	AD2	_	N3	AD9	
F2	LWRL	P80	K12	POLL	-	N4	AD11	
F3	LRAS	P76	K13	WDTOUT	_	N5	AD14	_
F12	INTP1	P12	K14	X1	_	N6	A18	_
F13	NMI	P10	L1	AD0	_	N7	A21	_
F14	-	P04	L2	AD3	_	N8	A23	_
G1	NC	1	L3	AD6	_	N9	D8/D16	_
G2	DMARQ0	P90	L12	BUSLOCK	_	N10	ASTB	_
G3	LASTB	P82	L13	READY	-	N11	IOWR	_
G12	_	P03	L14	RESET	_	N12	DEX	_
G13	_	P02	M1	AD1	_	N13	Voo	_
G14	_	P01	M2	AD5	_	N14	HLDRQ	-
Н1	DMARQ1	P91	МЗ	NC	_	P1	AD7	_
H2	DMAAK0	_	M4	AD8	_	P2	AD10	_
НЗ	DMAAK1	_	M5	AD12	_	Р3	AD13	_
H12	OPEN	_	M6	A16	_	P4	AD15	-
H13		P00	M7	A20	_	P5	A17	-
H14	NC	_	M8	Voo	_	P6	A19	_
J1	TCE0	_	М9	WRH	_	P 7	NC	_
J2	TCE1	_	M10	IORD	_	P8	A22	_
J3	GND	_	M11	NC	-	P9	GND	_
J12	Voo	_	M12	NC	_	P10	IC (L)	
J13	X2	_	M13	HLDAK	-	P11	WRL	-
J14	GND	-	M14	CLKOUT	_	P12	RD	_]
K1	Voo	_	N1	AD4	_	P13	RAS	_
K2	IC (H)	_	N2	NC	_	P14	OPEN	_

Remarks IC: Internally Connected

NC: Non-Connection


Note 1. The IC (H) pin should be connected to V ∞ externally by way of a pull-up resister (1 to 10 $k\Omega$).

2. The IC (L) pin should be connected to GND externally by way of a pull-up resister (1 to 10 $k\Omega$).

3. The OPEN pin should not be connected to anything.


■ 6427525 0066476 646 **■**

(2) 132-Pin Plastic PGA



Remarks The locator pin is not included in the pin numbers.

No.	Signal Nane	Port	No.	Signal Name	Port	No.	Signal Name	Port
Ai	LAD15	P67	B 5	LAD7	P57	C9	RxCB	P41
A2	LAD13	P65	B6	LAD5	P55	C10	DCDA	P35
А3	LAD10	P62	B7	LAD2	P52	C11	RxDA	P31
A4	LAD9	P61	B8	LAD0	P50	C12	NC	_
A 5	LAD6	P56	B9	DCDB	P43	C13	TxC0	P23
A 6	LAD4	P54	B10	RxDB	P37	C14	GND	_
A7	LAD1	P51	B11	CTSA	P34	D1	LHLD1	P74
A8	NC		B12	TxCA	P32	D2	GND	_
A9	GND	_	B13	NC	_	DЗ	LA17	P71
A10	CTSB	P42	B14	RxD0	P22	D12	CTS0	P24
A11	TxCB	P40	C1	LHLD0	_	D13	TxD0	P21
A12	TxDB	P36	C2	LA18	P72	D14	INTP3/TI1	P14
A13	RxCA	P33	СЗ	NC	_	E1	LWRH	P77
A14	TxDA	P30	C4	NC	_	E2	LRDY	P75
B1	LA19	P73	C5	LAD12	P64	E 3	Voo	1
B2	LA16	P70	C6	LAD8	P60	E12	TOUT	P20
B 3	LAD14	P66	C 7	LAD3	P53	E13	INTP2/TI0	P13
B4	LAD11	P63	C8	Voo	_	E14	INTPO	P11



■ 6427525 0066478 419 **■**

CONTENTS

1.	PIN	FUNCTI	ONS	10
	1.1	PIN FU	NCTION LIST	10
		1.1.1	Port Functions	10
		1.1.2	Non-Port Functions	12
_				
2.	BLO	CKCON	FIGURATION	15
	2.1	BUS C	ONTROL UNIT (BCU)	45
	2.2	EXECU	TION UNIT (EXU)	46
	2.3	LUCAL	BUS HANDLER (LBH)	45
	2.4	INTERP	RUPT CONTROLLER (INTC)	15
	2.5	UMA C	UNIROLLER (DMAC)	4-
	2.6	LOCAL	BUS DMA CONTROLLER (LDMAC)	
	2.7	OMIVE	RSAL ASYNCRONOUS TRANSMITTER (UATR)	15
	2.8	MOLI	PROTOCOL SERIAL CONTROLLER (MPSC)	16
	2.9	TIMER/	COUNTER UNIT (TCU)	15
	2.10	WAICH	IDOG TIMER (WDT)	46
	2.11	PORTS	(PORT)	45
	2.12	CLOCK	GENERATOR (CG)	40
	2.13	SOFTW	ARE INTERVAL TIMER (SIT)	16
_				
3.	CPU	FUNCT	ions	17
	3.1	FEATU	RES	17
	3.2	REGIST	ERS	18
		3.2.1	Register Banks	18
		3.2.2	General Registers (AW, BW, CW, DW)	20
		3.2.3	Pointers (SP, BP) and Index Registers (IX, IY)	20
		3.2.4	Segment Registers (PS, SS, DS0, DS1)	21
		3.2.5	Expansion Segment Registers (DS2, DS3)	22
	2.2	3.2.6	Special Function Registers (SFR)	:3
	3.3	PROCE	AM COUNTER (PC)2	<u>'</u> 4
	3.5	PACAGO	AM STATUS WORDS (PSW)2	!4
	3.5	3.5.1	RY SPACE2	:5
			Main Memory Space	:5
		3.5.3	Special Function Register Area	:7
		354	Local Memory Space	Ð
	3.6	REGIST	ER FILE SPACE	1
	3.7	I/O SPA	CE4	3
4.		N BUS C	ONTROL FUNCTION4	6
	4.1	BASICE	BUS CYCLE4	6
	4.2	MAIN B	US WAIT4	9
5	100	Al Dile	CONTROL EURICTION	
5 .	EUC/	AL BUS	CONTROL FUNCTION5	1
	5.7	RASIC I	BUS CYCLE5	1
	5.2	LUCAL	BUS WAIT5	3

6.		RRUPT FUNCTION	
	6.1	FEATURES	54
_	D144	FUNCTION (DMA CONTROLLER)	
7.		FUNCTION (DMA CONTROLLER)	
	7.1	FEATURES	57
8.	LOC	AL BUS DMA FUNCTION (LOCAL BUS DMA CONTROLLER)	EO
	8.1		55 En
	8.2	LOCAL BUS DMA CONTROLLER (LDMAC) CONFIGURATION	59
_	HAD	TELINOTION	
9.	9.1	T FUNCTION	
			61
	9.2	UART CONFIGURATION	62
10.	MPS	C FUNCTION	63
	10.1	FEATURES	63
	10.2	SUMMARY	65
		10.2.1 Bit Oriented Protocol (HDLC mode)	65
		10.2.2 Character Oriented Protocol (SYNC mode)	66
		10.2.3 Start-stop Synchronized Format (ASYNCmode)	66
11.	TIME	R FUNCTION	67
		FEATURES	
	11.2	TIMER UNIT CONFIGURATION	67
12.	WAT	CHDOG TIMER FUNCTION	69
		FEATURES	
		WATCHDOG TIMER CONFIGURATION AND OPERATION	
13.	STAI	NDBY FUNCTION	70
		HALT MODE	
		STOP MODE	
		IDLE MODE	
14	CI OC	K GENERATION CIRCUIT	74
		CLOCK GENERATION CIRCUIT CONFIGURATION AND OPERATION	
15.		WARE INTERVAL TIMER FUNCTION	
	15.1	SOFTWARE INTERVAL TIMER CONFIGURATION	73
16.		RUCTION SET	
		INSTRUCTION ADDED TO V20 AND V30, OR V25 AND V35	
		INSTRUCTION OPERATIONS	
	16.3	LIST OF THE INSTRUCTION SET	105
17.	ELEC	TRICAL SPECIFICATIONS (PRELIMINARY)	128
18.	AC C	HARACTERISTICS (TARGET VALUES)	159

19. PACKAGE INFORMATION	
*.	
20. RECOMMENDED SOLDERING CONDITIONS	1

★ 1. PIN FUNCTIONS

1.1 PIN FUNCTION LIST

1.1.1 Port Functions

Pin Name	Input/Output	Function	Dual-Function Pin
P00 to P04	Input/output	Port 0 Input/output specifiable bit-wise 5-bit input/output port	_
P10 *			NM1
P11			INTP0
P12	Input	Port 1 5-bit input/output port	INTP2
P13			INTP2/TI0
P14	1		INTP3/TI1
P20			TOUT
P21	1		TxD0
P22	1	Port 2 Input/output specifiable bit-wise	RxD0
P23		5-bit input/output port	TxC0
P24			CTS0
P30	- -		TxDA
P31	-		RxDA
P32			TxCA
P33		Port 3	RxCA
P34		Input/output specifiable bit-wise 8-bit input/output port	CTSA
P35	Input/output		DCDA
P36			TxDB
P37			RxDB
P40			ТхСВ
P41		Port 4	RxCB
P42	1	Input/output specifiable bit-wise 4-bit input/output port	CTSB
P43			DCDB
P50 to P57		Port 5 Input/output specifiable in 8-bit units 8-bit input/output port	LAD0 to LAD7
P60 to P67		Port 6 Input/output specifiable in 8-bit units 8-bit input/output port	LAD8 to LAD15

^{*} Cannot be used as a general-purpose port (non-maskable interrupt)

Pin Name	Input/Output	Function	Dual-Function Pin
P70 to P73			LA16 to LA19
P74			LHLD1
P75		Port 7 Input/output specifiable bit-wise	LRDY
P76	1	8-bit input/output port	LRAS
P77			LWRH
P80	Input/output	_	LRWL
P81		Port 8 Input/output specifiable bit-wise	LRD
P82		3-bit input/output port	LASTB
P90	7	Port 9	DMARQ0
P91	7	Input/output specifiable bit-wise 2-bit input/output port	DMARQ1

1.1.2 Non-Port Functions

(1) Pin function for main bus control

Pin Name	Input/Output	Function	Dual-Function Pin
ASTB		Main bus external bus cycle address stobe signal output	
RD		Main bus external memory cycle address stobe signal output	
WRL	Output	Main bus external memory cycle lower byte data write strobe signal output	7
WRH		Main bus external memory cycle upperr byte data write strobe signal output	
READY	Input	Main bus external bus cycle ready signal input	
DEX		External bus cycle upper byte data enable signal output	7
RAS	Output	DRAM row address latch timing signal output	7
D8/D16	Input	External main bus data bus width selection signal input	7
BUSLOCK	Output	External main bus bus lock signal output	-
POLL		POLL signal (sampling in excution of POLL instruction) input	
HLDRQ	Input	Main bus hold request signal input	1
HLDAK	Output	Main bus hold acknowledge signal output	
AD0 to AD15	3-state input/output	Main bus external bus cycle address/data multiplex signal input /output	
A16 to A23	3-state output	Main bus external bus cycle address signal output	
IORD		External I/O cycle data read strobe signal output	
IOWR	Output	External I/O cycle data write strobe signal output	
DMARQ0		DMA request signal output (channel 0)	P90
DMARQ1	Input	DMA request signal output (channel 1)	P91
DMAAK0		DMA acknowledge signal output (channel 0)	
DMAAK1	Output	DMA acknowledge signal output (channel 1)]
TCE0	Output	DMA end signal output (channel 0)] -
TCE1		DMA end signal output (channel 1)	

(2) Pin function for local bus control

Pin Name	Input/Output	Function	Dual-Function Pin
LA16 to LA19	Output	Local bus cycle address signal output	P70 to P73
LAD0 to LAD15	Input/output	Local bus cycle address/data multiplex signal input/output	P50 to P57, P60 to P67
LRD	Output	Local bus cycle data read strobe signal output	P81
LWRL	Output	Local bus cycle lower byte data write strobe signal output	P80
LWRH	Output	Local bus cycle upper byte data write strobe signal output	P77
LASTB	Output	Local bus cycle address strobe signal output	P82
LRDY	Input	Local bus cycle ready signal input	P75
LRAS	Output	Local bus cycle DRAM row address latch timing signal output	P76
LHLD1	Input	Local bus cycle hold request/acknowledge signal input	P74
LHLD0	Output	Local bus cycle hold request/acknowledge signal output	_

(3) Other pin f unctions

Pin Name	Input/Output	Function	Dual-Function Pin
GND		GND potential	
Voo		Positive power supply]
RESET	Input	System reset signal input	7
X1	Input	System clock generation crystal resonator/ceramic resonator	
X2	_	connection pin. When an external clock is supplied, input to X1 and leave X2 open.	
CLKOUT	Output	Internal system clock ø output	
WDTOUT	Output	Watchdog timer overflow signal output	
NMI		Non-maskable interrupt request input *1	P10
INTP0			P11
INTP1		Francis in the second s	P12
INTP2] –	External interrupt request input *2	P13/TI0
INTP3			P14/TI1
TIO		External event clock input	P13/TI0
TI1		External event clock input	P14/Ti1
тоит	Output	Timer unit output	P20
TxDo	Output	UART transmit data output	P21

- * 1. Since an NMI interrupt cannot be masked, an NMI interrupy is always started by valid edge detection (the pin level is read during the port 1 read operation).
 - 2. Masking or disabling each interrupy (IE = 0) enables these pins to be used as a general-purpose input port.

Pin Name	Input/Output	Function	Dual-Function Pin
RxD0	Input	UART receive data input	P22
TxC0	Output	UART transmit clock output	P23
CTS0	Input	UART transmit enable signal input	P24
TxDA	Output	MPSC channel A transmit data output	P30
RxDA	Input	MPSC channel A receive data input	P31
TxCA	1	MPSC channel A transmit clock input/output	P32
RxCA	Input/output	MPSC channel A receive clock input/output	P33
CTSA	1	MPSC channel A transmit enable signal input	P34
DCDA	Input	MPSC channel A receive enable signal input	P35
TxDB	Output	MPSC channel B transmit data output	P36
RxDB	Input	MPSC channel B receive data input	P37
TxCB	lanut/num	MPSC channel B transmit clock input/output	P40
RxCB	Input/output	MPSC channel B receive clock input/output	P41
CTSB	Input	MPSC channel B transmit enable signal input	P42
DCDB	- Input	MPSC channel A receive enable signal input	P43

2. BLOCK CONFIGURATION

2.1 BUS CONTROL UNIT (BCU)

The BCU controls the main bus. The necessary bus cycles are activated in the BCU based on the physical addresses obtained by the execution unit (EXU).

2.2 EXECUTION UNIT (EXU)

The EXU controls address calculation, arithmetic logical calculations, and data transfer using a microprogram (firm ware to control the micro sequencer based on the operation code decode calculations). Inside the EXU is an built-in 512-byte RAM (register file space).

2.3 LOCAL BUS HANDLER (LBH)

The LBH controls the local bus.

2.4 INTERRUPT CONTROLLER (INTC)

All kinds of hardware interrupts generated by the on-chip peripheral hardware or generated externally are processed by either switching register banks, vectored interrupts, of macro-services. The priority of programmable 4-level interrupts can be controlled and multiple servicing control of the interrupt sources is also possible.

2.5 DMA CONTROLLER (DMAC)

The DMAC is a general-purpose DMA controller, and can handle the memory space 16M bytes linearly. Besides the I/O memory transfer mode and memory-to-memory transfer mode, the operating modes consist of an intelligent DMA (ring buffer format) mode and next address specification mode.

2.6 LOCAL BUS DMA CONTROLLER (LDMAC)

The LDMAC is a MPSC-only DMA controller and performs DMA transfer between the local bus and MPSC. The operating modes consist of a normal transfer mode and a block-chain operating mode.

2.7 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

The UART obtains data synchronization from the start-stop bit of the serial data communication function and it supports the start-stop transmission format.

2.8 MULTIPROTOCOL SERIAL CONTROLLER (MPSC)

The MPSC supports the start-stop transmission format (ASYNC mode) of the serial data communication function, and it supports character oriented protocol (SYNC mode) and bit oriented protocol (HDLC mode). ASYNC of the MPSC supports the same communication protocol as the UART, however, the method for setting commands and some functions are different.

2.9 TIMER/COUNTER UNIT (TCU)

The TCUisanon-chip16-bittimer/counterandcan interval timer free running counter and eventcounter.

2.10 WATCHDOG TIMER (WDT)

The WDT is an on-chip 8-bit watchdog timer that detects inadvertent program loops and system abnormalities. It is equipped with a WDTOUT pin for external notification of the generation of a watchdog timer interrupt.

2.11 PORTS (PORT)

Port is provided with 56 port pins and includes dual-function pins not only as the external interrupt input but as the control pins.

2.12 CLOCK GENERATOR (CG)

The CG generates the 1/2, 1/4, 1/8 and 1/16 frequency clock of the crystal oscillator/ceramic oscillator connected to pins X1 and X2, and supplies the CPUoperating clock.

2.13 SOFTWARE INTERVAL TIMER (SIT)

The SIT is an on-chip 16-bit interval timer which is used as the software timer function or the clock function. By selecting the input clock (count clock) and by setting the software timer compare register, the interval interrupt can be set.

16

■ 6427525 0066488 368 **■**

3. CPU FUNCTION

The V55SC has as CPU which is software compatible with the V20 and V30 (native mode), and with the V25 and V35.

3.1 FEATURES

- Software upward compatible with the V20 and V30 (native mode), and with the V25 and V35. (has additional instructions)
- Minimum instruction cycle: 160 ns/12.5 MHz (using an external 25 MHz clock)
- Memory space: Main memory space: 16M bytes

Local memory space: 1M byte (mapped onto an area contiguous with the main memory space)

- Register file space (in on-chip RAM): 512 bytes/16 register banks
- I/O space: 64K bytes
- Register configuration (comparison with V20/V30 or V25/V35)

	ltem	V20, V30	V25, V35	V55SC
Extend	led segment register	No	No	DS2. DS3
Registe	er bank	No	8 banks (in memory space)	16 banks (in register file space)
	Mode flag	MD	No	No
	Register bank flag	No	RB0 to RB2	RB0 to RB3
PSW	Input/output instruction trapping flag	No	IBRK	IBRK
	User flag	No	F0, F1	No
Specia	I function register area	No	240 bytes (memory mapping onto FFF00H to FFFEFH)	496 bytes (memory mapping onto FFE00H to FFFEFH)

- Internal 16-bit architecture, 16/8-bit selectable external data bus width
- Main memory is partitioned in variable sizes (maximum of 6 blocks) and automatic wait control
 - Programmable wait function
 - Ready pin wait function
- RAS pin function

RAS, LRAS pins

→RAS timing of the DRAM

RD, WRH, WRL, LRD, LWRL, LWRH pins →CAS timing of the DRAM

ASTB, LASTB pins

→Row/column address switch timing of the DRAM

- Refresh function
 - Automatic generation of refresh cycle (RAS only)

3.2 REGISTERS

The CPU of the V55SC has a general register set that is compatible with V20 and V30 (native mode) and with V25 and V35. Also, it has various special function registers for controlling the on-chip peripheral hardware. The general register set is mapped in the register file space. This general register set has dual-function as built-in RAM, and besides built-in RAM can have bank format using up to a maximum of 16 register sets. On the other hand, the special function registers are mapped in the main memory space 0FFE00H to 0FFFEFH.

3.2.1 Register Banks

The general register set is mapped in the register file space (in the built-in RAM). The general register set take bank format and 1 bank uses 32 bytes and it is possible to set up to 16 banks. Of these 16 banks, bank 0 to bank 7 can also be used for macro service. Also, by attaching an exclusive prefix (IRAM:) to the memory transfer instruction, they can be used for accessing the data memory.

During program execution, it is possible to automatically switch to another register bank using maskable hardware interrupts or software interrupts (BRKCS instruction). To return to the original register bank from the register bank switched to using the interrupt, the instruction to return from an interrupt (RETRBI) is used.


The register bank configuration is as shown in Figure 3-1. The general register set is mapped in the area (+0.8H) to (+1FH) of the offset from the start address of each register bank. The word area from the start of a register bank becomes the expansion segment register (DS2) area. The vector PC/DS3 area is the value loaded into the PC when the register bank is switched, or in other words, it is the area for setting the offset value of the starting address of the interrupt process routine. This area can also be used as an expansion segment register (DS3) area. The PSW save area is an area used for saving the PSW when the register bank is switched. The PC save area is an area for saving the PC when the register bank is switched.

After reset, register bank 15 is selected automatically. Also, initialization of the segment register after reset is performed only for register bank 15.

In addition, the macro channels (parameter and work areas for macro service) are assigned in duplication to bank 0 and bank 1 of the 16 sets of register bank.

Fig. 3-1 Register bank Configuration

Register File Space (512 bytes)



3.2.2 General Registers (AW, BW, CW, DW)

The general registers are made up of four 16-bit registers. These registers can of course access as 16-bit registers, and can also access as 8-bit registers (AH, AL, BH, BL, CH, CL, DH, DL) by dividing the upper and lower 8 bits of each registers.

These registers can be used as 8-bit registers or 16-bit registers for a wide range of instructions such as transfer instructions, calculation instructions, and logical operation instructions.

Also, each register can be used as a default registers for processing the following specific instructions.

AW: Word multiplication/division, word input/output, data exchange

AL: Byte multiplication/division, byte input/output, BCD rotation, data exchange

AH: Byte multiplication/division BW: Translation

BW: Data conversion

CW: Loop control routine, repeat prefix

CL: Shift instruction, rotate instruction, BCD operation

DW: Word multiplication/division, indirect addressing input/output

These registers are mapped in the register file space (in the built-in RAM). The address is the value of the register bank number x 32 with the offset for each register added.

Table 3-1 General-Purpose Register Offset

Register	Offset	Register	Offset
		AL	1EH
AW	1EH	АН	1FH
		BL	18H
8W	18H	ВН	19H
		CL	1CH
cw	1CH	СН	1DH
	4.411	DL	1AH
DW	1AH	DH	1BH

3.2.3 Pointers (SP, BP) and Index Registers (IX, IY)

These are 16-bit registers used as base pointers or index registers when the memory is accessed by based addressing (BP), indexed addressing (IX, IY), or based indexed addressing (BP, IX, IY). Also, SP can be used as a pointer during stack manipulation. They can also be used in the same way as the general registers for instructions such as transfer instructions or arithmetic operation instructions, however, in that case, they cannot be used as 8-bit registers. Also, each register is used as a fixed address pointer in the following specific processes.

SP: Stack manipulation

IX: Block transfer, address specification of BCD operation source

IY: Block transfer, address specification of BCD operation destination

These registers are mapped in the register file space (on the built-in RAM) and their address are the value of the register bank number x 32 with the offset for each register added.

Table 3-2 Pointer and Index Register Offsets

Register	Offset
SP	16H
ВР	14H
IX	12H
ΙΥ	10H

3.2.4 Segment Registers (PS, SS, DS0, DS1)

The CPU divides and controls the 1M byte basic memory space into logical segments of 64K bytes. The CPU indicates the start address of each segment using a segment register, and indicates the relative address from the start address as the offset using a different register or the effective address.

The physical address is comprised as follows.

		Se	gmer	it Reg	ister	4-b			
		×	×	×	$\overline{}$	Ô	H	•••	Segment Start Address
	+)	0	×	×	×				Offset Value
-		×	×	×	×	×	Н	-	Physical Address

The segment registers are comprised of a PS (program segment), SS (stack segment), DS0 (data segment 0), and DS1 (data segment 1).

PS: Program fetch

SS: Stack manipulation instruction, addressing with BP as the base register.

DS0: General variable access, access of source block data of the block transfer instruction.

DS1: Access of destination block data of the block transfer instruction.

By using the segment override prefix instruction, it is possible for general variable access to change from DS0 to another register. Also, for addressing using BP as the base register, another segment register can be used in the same way as the SS register.

Example MOV AW, 1000H

MOV DS1, AW

MOV BL, DS1, BYTE PTR [IX]; Byte data read from DS1:IX

After reset, the PS of register bank 15 is initialized to FFFFH and SS, DS0 and DS1 are initialized to 0000H. These registers are mapped in the register file space (in the built-in RAM) and the address has the value of (the register bank number x 32) with the offset for each register added.

Table 3-3 Segment Register Offsets

Register	Offset
DS0	08H
DS1	0EH
SS	0AH
PS	осн

3.2.5 Expansion Segment Registers (DS2, DS3)

In the V55SC, besides the segment registers for accessing the 1M byte basic memory space, there is a 16M byte expansion memory space divided into 64M byte segments, and there is an expansion segment register for specifying the start address of each segment. In the expansion segment register there are DS2 (Data Segment 2) and DS3 (Data Segment 3) which are used as shown below.

- DS2: Access of general variables of the expansion memory space, and access of the source block data of the expansion memory space block transfer instruction (using the segment override prefix)
- DS3: Access of general variables of the expansion memory, and access of destination block data of the expansion memory space block transfer instruction (using the segment override prefix)

Data access using the extend segment register is made by using the segment override prefix. Especially in the block transfer instruction, DS2 and DS3 canbe specified in duplication by the segment override prefix (in this case, the specification order of DS2 and DS3 is arbitrary).

Example REP

DS2:

DS3: MOVBKW; word memory block transfer from DS2: IX to DS3: IY

The start address of each segment is indicated by the expansion segment register, and a relative address from the start address is taken to be the offset and is accessed by indicating it using another register or the effective address.

The physical address is constructed as shown below.

Expans	ionSe	gme	nt Re	gister	8-b	<u>it fi</u> xe	∌d		
	×	×	×	×	0	0	H	•••	Segment Start Address
+}	0	0	×	×	×	×	Н	•••	Offset Value
							ш		Physical Address

After reset, DS2 and DS3 of register bank 15 are initialized to 0000H.

These registers are mapped in the register file space (in the built-in RAM area) and the address has the value of (the register bank number x 32) with the offset for each register added.

Table 3-4 Expansion Segment Register Offsets

Register	Offset
DS2	00Н
DS3	02H (Dual-function as a vectored PC)

3.2.6 Special Function Registers (SFR)

In the V55SC there are register groups that have internal on-chip peripheral hardware control functions.

A few registers are prepared according to the control contents of each peripheral hardware, and the definite operation can be set using each bit in the registers. These register groups are mapped in the main memory space and can be read and written to in the same way as normal memory.

Example MOV AW, 0FFE0HH

MOV DS1, AW

MOV BL, DS1: BYTE PTR [1EFH]; 0FFE0H: 1EFH (PRC register) read

For the flag check operation, there is a BTCLR instruction which is valid for the upper 240 bytes (0FFF00H to 0FFFEFH) of the special function registers. Also, the BTCLRL instruction is valid for the lower 256 bytes (0FFE00H to 0FFEFFH) of the special function registers.

3.3 PROGRAM COUNTER (PC)

This is a 16-bit binary counter which holds the offset value of the program memory address being executed by the CPU.

The PC is incremented each time an instruction code is fetched from the instruction queue. Also, during execution of the branch, call, return, and break instructions, a new location address value is loaded.

After reset, 0000H is loaded into the PC. PS is initialized to FFFFH at reset and so after reset, the CPU starts execution from the physical address 0FFFF0H.

3.4 PROGRAM STATUS WORDS (PSW)

The PSW (program status words) are made up of 6 kinds of status flags and 5 kinds of control flags.

- Status Flags
 - V (Overflow)

... Overflow detection flag

•S (Sign)

...Sign bit detection flag

·Z (Zero)

- ...All zero detection flag
- AC (Auxiliary Carry)
- ...4-bit carry, borrow detection flag

• P (Parity)

...Parity detection flag

• CY (Carry)

... Carry, borrow detection flag

- Control Flags
 - RB0 to RB3 (Register Banks 0 to 3) ... Register bank indication flag
 - DIR (Direction)

- ...Block transfer/input-output instructions direction control flag
- IE (Interrupt Enable)
- ...Interrupt enable control flag
- BRK (Break)
- ...Şingle-step interrupt control flag
- IBRK (I/O Break)
- ...input-output instruction trap control flag

The status flags are automatically set (1) or reset (0)

according to the results (data values) of execution of the various instructions. The CY flag can be directly set, reset, or inverted using an instruction.

The control flags are set or reset by instructions and control the operation of the CPU. The IE and BRK flags must be reset when interrupt processing is activated.

The contents of the PSW can be saved in or returned from a stack using the PUSH/POP instructions. However, when returning the contents using the POP PSW instruction, bits 12 to 15 (RB0 to RB3) do not return to the PSW.

Also, the lower 8 bits of the PSW can be saved in or returned from the AH register using the MOV instruction.

The bit configuration of the PSW is as follows.

	15													1		_
ſ	RB3	RB2	RB1	RB0	٧	DIR	IE	BRK	\$ Z	0	AC	0	P	IBRK	CY	

3.5 MEMORY SPACE

There are two kinds of memory space, main memory space and local memory space.

The main memory space is a 15M byte area and the lower 1M byte (000000H to 0FFFFFH) is the basic memory space, and the 15M bytes including the basic memory space (000000H to FFFFFFH) can be accessed as the expansion memory space. The basic memory space can be accessed using the segment registers (PS, DS0, DS1, SS), and the expansion memory space can be accessed by using the expansion segment registers (DS2, DS3).

The local memory is mapped in the 1M-byte area (F00000H to FFFFFFH) contiguous with the main memory space. The CPU accesses this local memory space as part of the extended memory space.

In addition, a 512-byte register file space (in the on-chip RAM) is separated from the main memory space and the local memory space. This register file space can be used not only as a register bank but as data memory, and can be accessed easily by attaching an exclusive override prefix instructions (IRAM:).

Main Memory Space Space

O Bytes

O Bytes

IM Bytes

16M Bytes

Fig. 3-2 Memory Space

3.5.1 Main Memory Space

In the main memory space is a 1M byte basic memory and a 16M byte expansion memory space which includes the basic memory space. The basic memory space is mapped in the lower 1M byte (000000H to 0FFFFH) of the expansion memory space.

(1) Basic Memory Space


The 1M byte basic memory space is shown in Fig. 3-3.

The condition for accessing the basic memory space using the software is the same as for the V20 and V30 and the same as the V25 and V35.

The physical address of the basic memory space is specified by the segment start address indicated by the segment registers PS, SS, DS0 and DS1, and by the offset value from the segment start location indicated by another register or immediate data.

Also, the vector area for the vectored interrupt and the special function register area are mapped in the basic memory space. No data access to the external memory is possible in an area where the special function register is mapped (program fetch is possible).

Fig. 3-3 Basic Memory Space



Since area 0FFFF0H to 0FFFFFH is a system boot program area and PS and PC are set to 0FFFFH and 0H, respecively after reset release, execution of the program is started from 0FFFF0H

(2) Expansion Memory Space

The 16M byte expansion memory space is shown in Fig. 3-4.

Only data access of the expansion memory space is possible using the software.

However, the basic memory is mapped in the lower 1M byte (000000H to 0FFFFFH) and can be accessed by using the segment registers PS, SS, DS0 and DS1.

Data access is possible in the expansion memory space by using the expansion segment registers DS2 and DS3. DS2 and DS3 specify attaching as the expansion segment override prefix instruction to the memory manipulation instruction.

The physical address of the expansion memory space is specified by the segment start address indicated by the expansion segment registers, and by the off values from the segment start location indicated by another register or immediate data. When the generated address indicates the lowest 1M byte (000000H to 0FFFFFH), the basic memory space is accessed.




Fig. 3-4 Expansion Memory Space

3.5.2 Special Function Register Area

The register groups that have been assigned functions such as specifying the operating mode of the on-chip peripheral hardware, and monitoring the status, are mapped in the 496-byte space 0FFE00H to 0FFFEFH.

Program fetch cannot be performed from these areas (a progam fetch is performed on the external memory). The special function registers are controlled by accessing using the memory manipulation instruction. A list of special function registers is given in Table 3-5. The meaning of the items in the table are as follows.

- Symbols
- ... These are codes which show the name of the special function register. They correspond to the operand entry format (Symbol name) of the memory manipu lation instruction.
- R/W
- ... This indicates whether read/write of the special function register is possible.

R/W: Read/write possible : Read only possible W: Write only possible

- Manipulation Method ... Shows whether 1-bit manipulation, 8-bit manipulation, 16-bit manipulation, or 32bit manipulation for each register is possible.
- RESET
- ... Shows the status of each register when RESET is input. "X" indicates that it is undefined.

Since the portions of the address which is not listed is reserved, do not access it by a user program. Note

Table 3-5 List of Special Function Registers (1/12)

				ţ.	Manipulatak	Manipulatable Bit Units		
Adress	Special Function Register Name	Symbol	H/W	1 bit	8-bit	18-bit	32-bit	Aiter Reset
OFFEOOH	MPSC send buffer A	TxB_A	W		0			Undefined
CFFE01H	MPSC receive buffer A	RxB_A	æ		0			Undefined
0 F F E 0 2 H	MPSC control register 00A	CROOA	W		0			ххххОхххВ
OFFE03H	MPSC control register 01A	CR01A	R/W	0	0			0×000×00B
0 F F E O 4 H	MPSC control register 02A	CR02A	R/W	0	0			ххх0хххВ
OFFEOSH	MPSC control register 03A	CR03A	R/W	0	0			Undefined
OFFEOGH	MPSC control register 04A	CR04A	R/W	0	0			8×0000××0
OFFEOTH	MPSC control register 05A	CR05A	w		0			Undefined
0 F F E O 8 H	MPSC control register 06A	CRO6A	W	0	0			Undefined
0 F F E 0 9 H	MPSC control register 07A	CR07A	R/W	0	0			н00
OFFEOAH	MPSC control register 08A	CR08A	R/W	0	0			НЕН
OFFEOBH	MPSC control register 09A	CR09A	R/W		0			H00
OFFEOCH	MPSC control register 10A	CR10A	W		0			01100×00B
OFFEODH	MPSC control register 11A	CR11A	R/W	0	0			H00
OFFEOEH	MPSC control register 12A	CR12A	Μ		0			Undefined
0 F F E 1 0 H	MPSC status register 0A	SROA	ac		0			04H
OFFEIIH	MPSC status register 1A	SR1A	æ		0			×1×××000B
0 F F E 1 2 H	MPSC status register 2A	SR2A	Œ		0			00000×××B
. 0 F F E 2 0 H	MPSC send buffer B	TxB_B	M		0			Undefined
0 F F E 2 1 H	MPSC receive buffer B	RxB_B	¥		0			Undefined
0 F F E 2 2 H	MPSC control register 00B	CR00B	M		0			хххх0хххВ
0 F F E 2 3 H	MPSC control register 01B	CR01B	R/W	0	0			0×000×00B
0 F F E 2 4 H	MPSC control register 02B	CR02B	R/W	0	0			xxx0xxx0B
0 F F E 2 5 H	MPSC control register 038	CR03B	R/W	0	0			Undefined

Table 3-5 List of Special Function Registers (2/12)

					ž	ınipulatat	Manipulatable Bit Units	its	, D A A
Adress	Special Function Register Name	Symbol	poq	K/W	1 bit	8-bit	18-bit	32-bit	Allel neset
0 F F E 2 6 H	MPSC control register 04B	CR04B		R/W	0	0			0××0000×B
0 F F E 2 7 H	MPSC control register 05B	CR05B		3		0			Undefined
0 F F E 2 8 H	MPSC control register 06B	CROGB		3		0			Undefined
0 F F E 2 9 H	MPSC control register 07B	CR07B		M/H	0	0			H00
OFFEZAH	MPSC control register 08B	CR08B	·	R/W	0	0			FEH
0 F F E 2 B H	MPSC control register 09B	CR09B		R/W	0	0			H00
0 F F E 2 C H	MPSC control register 10B	CR10B		W		0			01100×00B
OFFE2DH	MPSC control register 11B	CR11B		R/W	0	0			H00
OFFE2EH	MPSC control register 128	CR12B		W		0			Undefined
OFFE30H	MPSC status register 08	SROB		æ	0	0			04H
OFFE31H	MPSC status register 18	SR1B		R	0	0			×1×××000B
0 F F E 3 2 H	MPSC status register 2B	SR2B		R		0			00000×××B
0 F F E 4 0 H	Next block terminal counter 2 (low-order)	LUNG	TCN2L	M			0	•	Undefined
0 F F E 4 2 H	Next block terminal counter 2 (high-order)	7	TCN2H	R/W		0)	Undefined
0 F F E 4 3 H	Next block LDMA control register 2	LDMAN2		R/W	0	0			Н00
0 F F E 4 4 H	Next block tmemory address register 2 (low-order)	COVIN	NMAR2L	R/W			0	*	Undefined
0 F F E 4 6 H	Next block tmemory address register 2 (high-order)		NMAR2H	R/W		0)	Undefined
0 F F E 4 7 H	MPSC receive end-of-block status register A	RE08S_A		ч	0	0			0000x0xx8

• When the SFR register (A) is access using 32 bits in the configuration as shown in the example below (B) of the upper 8 bits is not effected.

Next Block Terminal Counter 2 (low-order)
Next Block Terminal Counter 2 (high-order) 16 Bits Next Block LDMA Control Register 2 8 Bits FFE43H **® (4)** Example

29

■ 6427525 0066501 621 ■

Table 3-5 List of Special Function Registers (3/12)

					Ž	Manipulatable Rit Units	le Rit Ur	its	
		Svmbol	lod	₩.		annound			After Reset
Adress	Special Function Register Name	<u> </u>			1 bit	8-bit	18-bit	32-bit	
300	Terminal counter cave register 2 (low-level)		TCS2L	æ			0	Č	Undefined
	Tarminal counter cave remister 2 (high-level)	TCS2	TCS2H	*		0		>	Undefined
0 F T E 4 A H		LDMAS2		æ		0			H00
ם נ	LOUIS CONTO Series	LDMAM		₹ Š	0	0			Н00
֓֞֜֜֜֜֓֓֓֜֜֓֜֓֓֓֓֜֓֜֓֓֓֓֓֓֓֓֜֓֜֓֓֓֓֜֓֜֓֓֡֓֜֡֓֡֓֜֡֓֜	Current block terminal counter 2 (low-order)		TCC2L	R/W			0	•	Undefined
ם ע	Current block terminal counter 2 (high-order)	1002	тсс2н	R/W		0		b	Undefined
FFES3	LDMA control register 2	LDMAC2		R/W	0	0			H00
FFE54	Current block memory address register 2 (low-order)		MAR2L	R/W			0	C	Undefined
OFFESSH	Current block memory address register 2 (high-order)	MARZ	MAR2H	R/W		0	0)	Undefined
OFFESEH	Local bus programmable wait control register	LPWC		R/W	0	0			42H
OFFESFH	Local bus refresh mode register	LRFM		R/W	0	0			47H
OFFEBOH	Next block terminal counter 3 (low-order)	2107	TCN3L	R/W			0	-	Undefined
OFFEB2H	Next block terminal counter 3 (high-order)	200	TCN3H	R/W		0			Undefined
OFFE63H	Next block LDMA control register 3	LDMAN3		R/W	0	0			H00
0 F F E 6 4 H	Next block tmemory address register 3 (low-order)	NIKADO	NMAR3L	R/W			0	* -	Undefined
OFFE66H	Next block tmemory address register 3 (high-order)	CUCIANI.	NMAR3H	R/W		0			Undefined
OFFE67H	MPSC receive end-of-block status register B	REOBS_B		R	0	0			000×0××B

* When the SFR register(A) is access using 32 bits in the configuration as shown in the example below, (B) of the upper 8 bits is not effected.

Next Block Terminal Counter 2 (low-order)
Next Block Terminal Counter 2 (high-order) 16 Bits Next Block LDMA Control Register 2 8 Bits FFE43H 8 Bits **(4) @** Example

30

6427525 0066502 568

Table 3-5 List of Special Function Registers (4/12)

					Σ	Manipulatable Bit Units	le Bit Ur	its	After Recet
Adress	Special Function Register Name	Symbol		<u> </u>	1 bit	8-bit	18-bit	32-bit	
	Tarminal counter cave register 3 (low-level)		TCS3L	~			0	•	Undefined
0031		TC32	Trest	~		С		5	Undefined
OFFEBAH	Terminal counter save register 3 (high-level)		Icash	-					
OFFEBBH	LDMA control save register 3	LDMAS3		ж		0			H00
OFFETOH	Current block terminal counter 3 (low-order)		TCC3L	R∕W	0	0		Š	Undefined
0 F F E 7 2 H	counter 3 (high-order)	501	тсс2н	R/W			0)	Undefined
0 F F E 7 3 H	LDMA control register 3	LDMAC3		R/W		0			H00
0 F F E 7 4 H	Current block memory address register 3 (low-order)	6047	MAR3L	R/W	0	0			Undefined
OFFE76H	Current block memory address register 3 (high-order)	MARS	MAR3H	R/W			0		Undefined
0 F F E 8 0 H	Next block terminal counter 4 (low-order)	7001	TCN4L	R/W		0	0	Č	Undefined
0 F F E 8 2 H	Next block terminal counter 4 (high-order)	2	TCN4H	R/W	0	0			42H
0 F F E 8 3 H	Next block LDMA control register 4	LDMAN4		R/W	0	0			H00
0 F F E 8 4 H	Next block tmemory address register 4 (low-order)	70777	NMAR4L	R/W			0	Ĉ	Undefined
OFFEBBH	Next block tmemory address register 4 (high-order)		NMAR4H	R/W		0)	Undefined
0 F F E 8 7 H	MPSC receive end-of-block status register A	TEOBS_B		æ	0	0			H00
OFFEBBH	Terminal counter save register 4 (low-order)	1001	TCS4L	R/W			0	Č	Undefined
OFFEBAH	Terminal counter save register 4 (high-order)		TCS4H	M/H		0			Undefined
OFFE8BH	LDMA control save register 4	LDMAS4		æ	0	0			H00

When the SFR register(A) is access using 32 bits in the configuration as shown in the example below. (B) of the upper 8 bits is not effected.

Next Block Terminal Counter 2 (low-order)
Next Block Terminal Counter 2 (high-order) FFE40H 16 Bits Next Block LDMA Control Register 2 FFE42H FFE43H 8 Bits **⋖ @** Example

Table 3-5 List of Special Function Registers (5/12)

				760	Ma	Manipulatable Bit Units	le Bit Ur	nits	A the state of the
Adress	Special Function Register Name	iogwise	50	A	1 bit	8-bit	18-bit	32-bit	Tiel nesel
OFFEBOH	Current block terminal counter 4 (low-order)		TCC4L	R/W			0	•	Undefined
0 F F E 9 2 H	Current block terminal counter 4 (high-order)	<u>.</u>	тсс4н	R/W		0)	Undefined
0 F F E 9 3 H	LDMA control save register 4	LDMAC4		R/W	0	0			H00
OFFE94H	Current block t memory address register 4 (low-order)	7077	MAR4L	R/W			0	O	Undefined
OFFE96H	Current block memory address register 4 (high-order)	* LYNE	MAR4H	R/W		0	0		Undefined
OFFEADH	Next block terminal counter 5 (low-order)	TOME	TCNSL	R/W			0	*	Undefined
OFFEA2H	Next block terminal counter 5 (high-order)	6	TCN5H	R/W		0)	Undefined
OFFEA3H	Next block LDMA control register 5	LDMANS		R/W	0	0			Undefined
OFFEA4H	Next block tmemory address register 5 (low-order)	NIMADE	NMARSL	R/W			0	7	Undefined
OFFEAGH	Next block memory address register 5 (high-order)	CUCIMA	NMARSH	R/W		0		5	Undefined
OFFEATH	MPSC receive end-of-block status register B	TEOBS_B		æ	0	0			H00
OFFEABH	Terminal counter save register 5 (low-order)	Tres	TCS5L	R/W			0	ŧ	Undefined
OFFEAAH	Terminal counter save register 5 (high-order)	6531	TCS5H	R/W		0		5	Undefined
OFFEABH	LDMA control save register 5	LDMAS5		œ		0			H00
OFFEBOH	Current block terminal counter 5 (low-order)	TUCK	TCCSL	R/W			0	ŧ	Undefined
OFFEB2H	Current block terminal counter 5 (high-order)		тссѕн	R/W		0)	Undefined

When the SFR register(A) is access using 32 bits in the configuration as shown in the example below(B) of the upper 8 bits is not effected.

Next Block Terminal Counter 2 (low-order)
Next Block Terminal Counter 2 (high-order) 16 Bits Next Block LDMA Control Register 2 FFE42H FFE43H 8 Bits **@** Example

32

■ 6427525 0066504 330 **■**

Table 3-5 List of Special Function Registers (6/12)

		S	3	W 4	Ma	nipulatat	Manipulatable Bit Units	nits	After Reset
Adress	Special Function Register Name	i ko	000		1 bit	8-bit	18-bit	32-bit	
OFFEB3H	LDMA control register 5	LDMACS		R/W	0	0			H00
0 F F E B 4 H	Current block memory address register 5 (low-order)		MARSL	R/W			0	C	Undefined
OFFEBBH	Current block memory address register 5 (low-order)	MARS	MARSL	RW		0	0	>	Undefined
OFFECOH	Interrupt mask flag register 0 (low-order)		MKOL	R/W	0	0			FFH
OFFECTH	Interrupt mask flag register 0 (high-order)	MKO	МКОН	R/W	0	0	>		FEH
OFFEC2H	Interrupt mask flag register 1 (low-order)		MK1L	R/W	0	0			FEH
OFFEC3H	Interrupt mask flag register 1 (high-order)	MKI	МК1Н	R/W	0	0			FFH
OFFEC4H	Inservice priority register	ISPR		R/W	0	0			Н00
OFFECSH	Interrupt mode control register	JMI		R/W		0			H08
OFFECSH	Interrupt request control register 09	6001		R/W	0	0			43H
OFFECAH	Interrupt request control register 10	IC10		R/W	0	0			43H
OFFECBH	Interrupt request control register 11	1011		R/W	0	0			43H
OFFECCH	Interrupt request control register 12	213		R/W	0	0			43H
OFFECDH	Interrupt request control register 13	1013		R/W	0	0			43H
OFFECEH	Interrupt request control register 14	1014		R/W	0	0			43H
OFFECFH	Interrupt request control register 15	1015		R/W	0	0			43H
OFFEDOH	Interrupt request control register 16	1016		R/W	0	0			43H
OFFEDIH	Interrupt request control register 17	IC17		R/W	0	0			43H

Table 3-5 List of Special Function Registers (7/12)

					Manipulatable Bit Units	le Bit Units		4	Г
Adress	Special Function Register Name	Symbol	Α/A	1 bit	8-bit	18-bit	32-bit	Aller Keset	
OFFED3H	Interrupt request control register 19	1019	R/W	0	0			43H	
OFFEDAM	Interrupt request control register 20	IC20	R/W	0	0			43H	
OFFEDSH	Interrupt request control register 21	IC21	R/W	0	0			43H	
OFFED6H	Interrupt request control register 22	IC22	R/W	0	0			43H	
0 F F E D 7 H	Interrupt request control register 23	IC23	R/W	0	0			43H	
OFFEDBH	Interrupt request control register 24	IC24	R/W	0	0			43H	
OFFEDSH	Interrupt request control register 25	IC25	R/W	0	0			43H	
OFFEDAH	Interrupt request control register 26	IC26	R/W	0	0			43H	
OFFEDBH	Interrupt request control register 27	IC27	R/W	0	0			43H	
OFFEDCH	interrupt request control register 28	IC28	R/W	0	0			43H	
OFFEDDH	Interrupt request control register 29	IC29	R/W	0	0			43H	
OFFEDEH	interrupt request control register 30	1C30	R/W	0	0			43H	
OFFEDFH	Interrupt request control register 31	1C31	R/W	0	0			HE#	
OFFEEOH	Interrupt request control register 32	1C32	R/W	0	0			43H	
OFFEE1H	Interrupt request control register 33	1C33	R/W	0	0			43H	I
OFFEE2H	Interrupt request control register 34	1C34	R/W	0	0			HE7	
OFFEE3H	Interrupt request control register 35	1C35	R/W	0	0			HE#	
0 F F E E 4 H	interrupt request control register 36	1C36	R/W	0	0			43H	Π
OFFEESH	Interrupt request control register 37	1C37	R/W	0	0			43H	
0 F F F 0 0 H	Port 0	PO	œ	0	0			Undefined	Ţ
0 F F F 0 1 H	Port 1	P1	R/W	0	0			Undefined	T
0 F F F 0 2 H	Port 2	P2	R/W	0	0			Undefined	Ī
0 F F F O 3 H	Port 3	P3	R/W	0	0			Undefined	Ī
0 F F F O 4 H	Port 4	P4	R/W	0	0			Undefined	

Table 3-5 List of Special Function Registers (8/12)

			3		Manipulatal	Manipulatable Bit Units		After Beset
Adress	Special Function Register Name	Symbol	X	1 bit	8-bit	18-bit	32-bit	
OFFFOSH	Port 5	P5	R/W	0	0		-	Undefined
0 F F F 0 6 H	Port 6	P6	R/W	0	0			Undefined
0 F F F 0 7 H	Port 7	Р7	R/W	0	0			Undefined
0 F F F 0 8 H	Port 8	P8	R/W	0	0			Undefined
0 F F F 0 9 H	Port 9	64	R/W	0	0			Undefined
OFFFOCH	Port read control register	PRDC	R/W	0	0			H00
OFFF10H	Port 0 mode register	PMo	R/W	0	0			FFH
OFFF12H	Port 2 mode register	PM2	R/W	0	0			FFH
0 F F F 1 3 H	Port 3 mode register	PM3	R/W	0	0			FFH
0FFF14H	Port 4 mode register	PM4	R/W	0	0			FFH
OFFF15H	Port 5 mode register	PM5	R/W	0	0			FFH
OFFF16H	Port 6 mode register	PM6	R/W	0	0			FFH
OFFF17H	Port 7 mode register	PM7	R/W	0	0			FFH
OFFF18H	Port 8 mode register	PM8	R/W	0	0			FFH
OFFF19H	Port 9 mode register	PM9	R/W	0	0			FFH
0 F F F 2 2 H	Port 2 mode control register	PMC2	R/W	0	0			H00
OFFF23H	Port 3 mode control register	PMC3	R/W	0	0			H00
0 F F F 2 4 H	Port 4 mode control register	PMC4	R/W	0	0			Н00
OFFF25H	Port 5 mode control register	PMC5	R/W	0	0			Н00
OFFF26H	Port 6 mode control register	PMC6	R/W	0	0			Н00
0 F F F 2 7 H	Port 7 mode control register	PMC7	R/W	0	0			H00
0 F F F 2 8 H	Port 8 mode control register	PMC8	R/W	0	0			H00
0 F F F 2 9 H	Port 9 mode control register	PMC9	R/W	0	0			Н00

Table 3-5 List of Special Function Registers (9/12)

					Ma	Manipulatable Bit Units	le Bit Un	its	
Adress	Special Function Register Name	Symbol	ō	K/W	1 bit	8-bit	18-bit	32-bit	Alter neset
OFFF30H	Timer control register 0		TMC0	R/W	0	0	C		Н00
0 F F F 3 1 H	Timer control register 1	2) E	TMC1	R/W	0	0			Н00
OFFF32H	Timer output control register	10 C		R/W	0	0			Undefined
0 F F F 3 4 H	External interrupt mode register 0	T. T.	INTMO	R/W	0	0	C		H00
0 F F F 3 5 H	External Interrupt mode register 1		INTM1	R/W	0	0			H00
OFFF40H	Timer register 0	TMO		œ			0		H00
0 F F F 4 2 H	Timer register 1	TM1		œ			0		Н00
OFFF44H	Timer register 3	TM2		œ			0		H00
0 F F F 4 8 H	Timer register 3	TM3		œ			0		H00
0FFF48H	Timer capture register 00	стоо		R/W			0		Undefined
OFFF4AH	Timer capture register 01	СТ01		R/W			0		Undefined
OFFF4CH	Timer campare register 00	CM00		R/W			0		Undefined
OFFF4EH	Timer campare register 01	CM01		R/W			0		Undefined
OFFF50H	Timer capture register 10	CT10		R/W			0		Undefined
0 F F F 5 2 H	Timer campare register 10	CM10		R/W			0		Undefined
0 F F F 5 4 H	Timer campare register 11	CM11		R/W			0		Undefined
0 F F F 5 6 H	Timer campare register 20	CM20		R/W			0		Undefined
OFFF58H	Timer campare register 30	CM30		R/W			0		Undefined
0FFF60H	Watchdog timer mode register	WDM		R/W*	0	0			H00
0 F F F 6 4 H	MPSC send baud rate generator register A	TxBRG_A		R/W		0			Undefined
0 F F F 6 5 H	MPSC receive baud rate generator register A	RxBRG_A		R/N		0			Undefined
OFFF66H	MPSC send pre-scalar register A	TPRS_A		8,	0	0			H20
0 F F F 6 7 H	MPSC receivepre-scalar register A	RPRS_A		₽\A	0	0			H20

A write to the WDM register is possible only by the RSTWDT instruction (in 8-bit units only).

Table 3-5 List of Special Function Registers (10/12)

					Σ̈́	Manipulatable Bit Units	le Bit Ur	its	
Adress	Special Function Register Name	Symbol	 04	<u></u>	1 bit	8-bit	18-bit	32-bit	Alter neset
1 8 8 H	DPLL minus correction value setting register A	DPLM_A		3		0			Undefined
6 9	DPLL plus correction value setting register A	OPLP_A		>		0			Undefined
F F 6	MPSC send baud rate generator register B	TXBRG_B		R/W	0	0			Undefined
F F F 8	MPSC receive baud rate generator register B	RXBRG_B		R/W	0	0			Undefined
1 11 11	MPSC send pre-scalar register B	TPRS_B		R/W	0	0			H70
OFFFEDH	MPSC receive pre-scalar register B	RPRS_8		R/W	0	0			H/0
OFFFBEH	DPLL minus correction value setting register B	DPLM_B		W		0			Undefined
OFFFBFH	DPLL plus correction value setting register B	DPLP_B		W		0			Undefined
OFFF70H	UART send baud rate generator register 0	TXBRG0		R/W	0	0			Undefined
OFFF71H	UART receive baud rate generator register 0	RXBRG0		R/W	0	0			Undefined
OFFF72H	UART pre-scalar register 0	PRS0		R/W	0	0			Н00
0 F F F 7 3 H	UART mode register 0	UARTM		R/W	0	0			Н00
0 F F F 7 4 H	UART status register 0	UARTS		#W.*	0	0			20H
OFFF75H	UART send register 0	TXB0		Α		0			Undefined
OFFF76H	UART receive register 0	RXB0		Œ		0			Undefined
OFFF80H	Terminal counter 0 (low-order)	7	TCOL	R/W			0		Undefined
0 F F F 8 2 H	Terminal counter 0 (high-order)	3	тсон	R/W		0	0)	Undefined
0 F F F 8 4 H	Terminal counter module register 0 (low-order)	4010	TCMOL	R/W			0		Undefined
OFFF86H	Terminal counter module register 0 (high-order)		тсмон	R/W		0	0)	Undefined
OFFF88H	DMA up/down counter 0 (low-order)	97911	UDCOL	R/W			0	C	Undefined
OFFF8AH	DMA up/down counter 0 (high-order)		UDC0H	R/W		0	0)	Undefined
OFFF8CH	DMA compare counter 0 (low-order)	DCMO	DCMOL	R/W			0		Undefined
0 F F F 8 E H	DMA compare counter 0 (high-order)		рсмон	W/H		0	0		Undefined

Some bits can only be read.

Table 3-5 List of Special Function Registers (11/12)

<u> </u>		Security Constitution Benjader Name	Sympo	lod	Wa	Ma	nipulatab	Manipulatable Bit Units	nits	After Becet
	Adress	Special runction negister ivanie	Oy.			1 bit	8-bit	18-bit	32-bit	Allel nesel
	OFFF90H	DMA memory address register 0 (low-order)		MAROL	R/W			0		Undefined
	OFFF92H	DMA memory address register 0 (high-order)	MARU	MAROH	R/W		0	0)	Undefined
	0 F F F 9 4 H	DMA read/write pointer 0 (low-order)		DPTCOL	R/W			0	. (Undefined
	0 F F F 9 8 H	DMA read/write pointer 0 (high-order)	orice	DPTC0H	R/W		0	0)	Undefined
	OFFF9CH	DAM mode register 0	DMAMO		R/W	0	0			EOH
	OFFF9DH	DAM control register 0	DMAC0		R/W	0	0			H00
	OFFF9EH	DAM status register 0	DMAS		R/W	0	0			Н00
	OFFFAOH	Terminal counter 1 (low-order)		TCM1L	R/W			0	(Undefined
	OFFFA2H	Terminal counter 1 (high-order)	CMI	тсмін	R/W		0	0)	Undefined
	OFFFA4H	Terminal counter module register 1 (low-order)		TCM1L	R/W			0	(Undefined
	OFFFAGH	Terminal counter module register 1 (high-order)	C.M.	тсм1н	R/W		0	0)	Undefined
[OFFFA8H	DMA up/down counter 1 (low-order)	50	UDC1L	R/W			0	(Undefined
	OFFFAAH	DMA up/down counter 1 (high-order)	1200	ОБС1Н	R/W		0	0)	Undefined
	OFFFACH	DMA compare register 1 (low-order)		DCM1L	R/W			0	(Undefined
	OFFFAEH	DMA compare register 1 (high-order)		ОСМ1Н	R/W		0	0)	Undefined
	OFFFBOH	DMA memory address register 1 (low-order)	.041	MAR1L	R/W			0		Undefined
	OFFFB2H	DMA memory address register 1 (high-order)	NAIN I	MAR1H	R/W		0	0)	Undefined
	OFFFB4H	DMA read/write pointer 1 (low-order)	, OTO	DPTC1L	R/W			0	(Undefined
	OFFFB6H	DMA read/write pointer 1 (high-order)	מונו	ОРТС1Н	R/W		0	0)	Undefined
	OFFFBCH	DMA mode register 1	DMAM1		R/W	0	0			EOH
	OFFFBDH	DMA control register 1	DMAC1		R/W	0	0			H00

Table 3-5 List of Special Function Registers (12/12)

	4	1	20	Ma	Manipulatable Bit Units	le Bit Un	its	After Reset
Adress	Special Function Register Name	ioguisco.	<u> </u>	1 bit	8-bit	18-bit	32-bit	
OFFFEOH	Software timer/counter	STC	æ			0		Undefined
OFFFE2H	Software timer/counter compare regisyer	STMC	R/W			0		FFFFH
OFFFE8H	Programmable welt control register 0	PWC0	R/W	0	0			ЕАН
OFFFE9H	Programmable wait control register 1	PWC1	R/W	0	0			ААН
OFFEAH	Memory block control register	MBC	R/W	0	0			КОН
OFFECH	Refresh mode register	RFM	R/W	0	0			H77
OFFFEEH	Standby control register	STBC	R/W*1	0	0			Maintained*2
OFFFEFH	Proccessor control register	PRC	R/W					ЕЕН

1. The standby control register SBF bit can be set (1) by an instruction, however, it cannot be cleaned (0). (W can only be "1".)
 2. After power ON/Reset: 00H

3.5.3 Local Memory Space

The local memory space is mapped onto the 16th megabyte (F00000H to FFFFFH) of the expansion memory space and is fixed at 1M byte. Mapping of the local memory space to the expansion memory space is ON. The width of the data bus of the local bus can be switched between 8-bit and 16-bit by the local bus programmable wait control register (LPWC) LBW bit manipulation. When used as an 8-bit unit, data access from the CPU is only possible by the 8-bit memory manipulation instruction, the 16-bit memory manipulation cannot be used.

The local memory space is mapped separate from the basic memory space and so only data access is possible, and it is possible to arrange large volume data such as receive data for MPSC.

Also, the bus control signal for the main bus for the main memory and the bus control signal for the local bus are controlled independently. Therefore, the conditions for suing the main bus by the CPU program processing are completely and independently controlled, and high-speed between MPSC and the local memory data transfer using the local bus DMA controller is possible.




Fig. 3-5 Local Memory Space

Remarks \rightarrow is the access direction.

3.5.4 Vector Table Area

The 1K byte area 000000H to 0003FFH of the main memory space retains, in 256 vector portions (4 bytes to 1 vector), theinterrupt routine start address corresponding to aninterrupt request or break instruction.

At initialization, the V55 family exclusive on-chip peripheral and software interrupt vectors are reserved to be vectors 0 to 47. A vector address of the hardware interrupt except NMI can be changed using bits V0 and V1 of the interrupt mode control register (IMC).

```
Vector 0
              (00000H)
                         : Divide error
 Vector 1
              (00004H)
                         : Single step
 Vector 2
              (H80000)
                         : NMI instruction
 Vector 3
              (0000CH)
                         : BRK 3 instruction
 Vector 4
              (00010H)
                         : BRKV instruction
 Vector 5
              (00014H)
                         : CHKIND instruction
 Vector 6
              (00018H)
                         : Input/output instruction
                         : FPO instruction/exception trap
 Vector 7
              (0001CH)
V1 = V0 = 0:
  Vector 8
              (00020H)
                         : INTWDT
  Vector 9
              (00024H)
                         : INTPO
  Vector 10
              (00028H)
                         : INTP1
  Vector 11
              (0002CH)
                         : INTP2
  Vector 12
              (00030H)
                         : INTP3
              (00034H)
  Vector 13
                         : System reserved
  Vector 14
              (00038H)
                         : INTCM00
  Vector 15
              (0003CH)
                         : INTCM01
  Vector 16
              (00040H)
                         : INTCM10
  Vector 17
              (00044H)
                         : INTCM11
  Vector 18
              (00048H)
                         : INTCM20
  Vector 19
              (0004CH)
                         : INTCM30
  Vector 20
              (00050H)
                         : INTD0 DMA#0
  Vector 21
              (00054H)
                         : INTD1 DMA#1
  Vector 22
              (00058H)
                         : INTD2 DMA#2
  Vector 23
                         : INTD3 DMA#3
              (0005CH)
  Vector 24
              (00060H)
                         : INTSP_A
  Vector 25
              (00064H)
                         : INTSP_B
  Vector 26
              (00068H)
                         : INTSR_A
  Vector 27
              (0006CH)
                         : INTSR_B
  Vector 28
              (00070H)
                         : INTST_A/INTD4 DMA#4
  Vector 29
              (00074H)
                         : INTST_B/INTD5 DMA#5
  Vector 30
              (00078H)
                          : INTES_A
                         : INTES_B
  Vector 31
              (0007CH)
  Vector 32
              (00080H)
                          : INTSIT
  Vector 33
              (00084H)
                          : System reserved
  Vector 34
              (00088H)
                          : System reserved
  Vector 35
              (0008CH)
                         : INTSERO
  Vector 36
              (H09000)
                         : INTSR0
  Vector 37
              (00094H)
                         : INTSTO
  Vector 38
              (00098H)
                          : System reserved
  Vector 39
              (0009CH)
                          : System reserved
  Vector 40
              (000A0H)
                          : System reserved
```

```
(000A4H)
                        : System reserved
 Vector 41
 Vector 42
             (H8A000)
                        : System reserved
                        : System reserved
 Vector 43
             (000ACH)
 Vector 44
             (000B0H)
                        : System reserved
 Vector 45
             (000B4H)
                        : System reserved
                        : System reserved
 Vector 46
             (000B8H)
 Vector 47
             (000BCH)
                        : System reserved
V1 = 0, V0 = 1:
 Vector 72
             (00120H)
                        : INTWDT
 Vector 73
             (00124H)
                        : INTPO
      to
                to
                            to
 Vector 100 (00190H)
                        : INTSR0
 Vector 101 (00194H)
                        : INTSTO
V1 = 1, V0 = 0:
 Vector 136 (00220H)
                        : INTWDT
 Vector 137
             (00224H)
                        : INTPO
      to
                 to
                            to
 Vector 164 (00290H)
                        : INTSR0
 Vector 165 (00294H)
                        : INTSTO
V1 = 1, V0 = 1:
  Vector 200 (00320H)
                        : INTWDT
  Vector 201
             (00324H)
                         : INTPO
      to
                 to
                            to
             (00390H)
                         : INTSR0
  Vector 228
```

(00394H)

Vector 229

: INTSTO

3.6 REGISTER FILE SPACE

The register file space is shown in Figure 3-6.

The size of the register file space is 512 bytes. Macro service control register banks 0 and 1 are mapped in the register file space. A maximum of 16 register banks are assigned and can be used.

The register file space is separated from the main memory space as shown in Fig. 3-6 and the access method using software is different. To access the register file space, besides using the register manipulation instruction, a new "IRAM:" prefix instruction is added to the memory manipulation instruction.

When the IRAM: prefix instruction is added to the memory manipulation instruction, the CPU performs data access using the lower 9 bits of the memory address offset value as the register file address. At this time the segment register and physical address are not added and the external bus cycle is not activated.

Example


Label: MOV IRAM: [0024H], AW.......①

MOV [0056H], BW.......②

- ① Indicates the case when data is transferred to the register file space using a IRAM: prefix. The AW register value is stored in address 24H of theregister file.
- 2 Indicates the case when data is transferred to the main memory.

Also, in the register file space, the macro service control word area (008H to 03FH), the macro service work area (000H to 007H), and the area used by the macro service channel (008H to 0FFH) overlap. If this work area does not use a specific macro service (BCDMA, SYNC, HDCMP) required by the work, it can be used as arbitrary data space.

Fig. 3-6 Register File Space



(Offset from the starting address of each register bank)

3.7 I/O SPACE

V55SC has a 64K byte I/O space.

The map of the I/O space is shown in Fig. 3-7.

The I/O space is accessed using the address/data bus and a control signal (IORD, IOWR, etc.).

0 are output from the unused upper 8 bits of the address bus.

It is also possible to insert a wait cycle in the I/O cycle by software and the READY pin.

Also, FF80H to FFFFH of the I/O space is reserved area and is assigned to the two peripheral DMA input/output read/write pointers (IOP) which V55SC incorporates. The address for IOP0 is FF94H and the address for IOP1 is FFB4H.

When the CPU executes an input/output instruction which uses the IOP address as an operand, the DMA controller takes the IOP contents as the address value and reads data from or writes data to DMA controller transfer buffer and the IOP value is incremented (or decremented) automatically according to the contents of the DMA control register.

It is also possible to reference the data written by the DMAcontroller using the input/output instruction.




Fig. 3-7 I/O Map (64K bytes)

Remarks IOPn corresponds to the DMA read/write pointer (DPTCn).

4. MAIN BUS CONTROL FUNCTION

For Pins for controlling the external main bus of the V55SC refer to 1.1.2 (1) "Pin functions for main bus control".

For pins the serve a dual-function as port pins, the appropriate function must be selected using the port mode control register (PMCn).

4.1 BASIC BUS CYCLE

The V55SC main bus cycle operates basically in 3 clocks (when no wait cycle is inserted). Part of the address output signal and the data input/output signal are multiplexed, and address output and data input/output are performed in time multiplexing.


Address output is performed in the T1 cycle (first 1 clock) of the address cycle and data input/output is performed in the T2 and T3 cycles (remaining two clocks) of the data cycle.

The V55SC starts the following 7 bus cycles for the external main bus.


- (1) Program code fetch cycle
- (2) Memory read cycle
- (3) Memory write cycle
- (4) I/O read cycle
- (5) I/O write cycle
- (6) Refresh cycle
- (7) DMA transfer cycle (external I/O to external memory)

An outline of the timing chart of each cycle is shown below.


(1) Memory read cycle, program code fetch cycle




(2) Memory write cycle



(3) I/O read cycle




(4) I/O write cycle




- 1. When external bus width is 8 bits.
 - 2. When external bus width is 16 bits.

Remarks The dotted line indicates high impedance.

(5) Refresh cycle



(6) DMA transfer cycle (external I/O to external memory)



- 1. When external bus width is 8 bits
 - 2. When external bus width is 16 bits -
 - 3. In demand release mode

Remarks The dotted line indicates high impedance.

48

■ 6427525 0066520 583 **■**

4.2 MAIN BUS WAIT

In the V55SC, the basic memory space (000000H to 0FFFFFH) is divided into variable memory sizes with a maximum of 5 blocks, and the portion of the basic memory space (100000H to FFFFFFH) that is not mapped by the expansion memory space is taken to be 1 block and a wait control is performed for each block.

The memory size of each block in the basic memory is specified by the memory block control register (MBC). The block size of the portion of the basic memory (100000H to FFFFFFH) which is not mapped by the expansion memory is 1 block and is fixed.

Fig. 4-1 shows the memory block configuration when the MBC register value is set to ADH.




Fig. 4-1 Memory Division Control

Fig. 4-2 Memory Wait Control

	7	6	5	4	3	2	1	0
	(BLO	CK3)	(BLO	CK2)	(BLC	CK1)	(BLC	CKO)
PWC1	DW31	DW30	DW21	DW20	DW11	DW10	DW01	DW00
	7	6	5	4	3	2	1	0
	(BLOCK5)	(BLOCK2)	(VO S	pace)	(BLC	CKO)	(BLC	CK4)
PWC1	AW1	AW0	IOW1	IOW0	DW51	DW50	DW41	DW40

Data Wait (DW, IOW)

DWn1/IOW1	DWn0/IOW0	Wait State	READY Signal Influence
0	0	0	READY signal is ignored.
0	1	1	·
1	0	2	Additional control by READY signal is possible
1	1	3	

Address Wait (AW)

AWı	1	Wait State	
	0	Not inserted (block 2)	
AW0	1	1 Inserted (Block 2)	
	0	Not inserted (Block 5)	
AW1	1	inserted (Block 5)	

5. LOCAL BUS CONTROL FUNCTION

The configuration of the local bus control pins is virtually the same as that of the main bus control pins, but the local bus control pins have no control pins equivalent to the DEX or BUSLOCK pin, When using the dual-function as the port pins (all pins otyher than the LHLD0 pin), it is necessary to select the corresponding function by the port mode control register (PMCn).

For the local bus control pins, see 1.1.2 (2) "Pin functions for local bus control".

Note After reset release, the control pins other than the LHLD0 pin function as input ports. Thus, when using the local bus, specify the local bus control gunction for each reset operation.

5.1 BASIC BUS CYCLE

The local bus cycle also operates basically in 3 clocks in the same way as the main bus (when no wait cycles are inserted). Part of the address output signal and the data input/output signal are multiplexed, and address output and data input/output are performed in time multiplexing. In addition, the operation timing of the other control sgnals is completely the same as that of the main bus.

The V55SC starts the following 3 bus bybles for the local bus.


- (1) Memory read cycle
- (2) Memory write cycle
- (3) Refresh cycle

The memory read cycle and the DMA transfer cycle (MPSC \leftarrow external local memory), and the memory write cycle and the DMA transfer cycle (MPSC \rightarrow external local memory) operate at completely the same timing in the external sense.


An outline of the timing chart of each cycle is shown below.

(1) Memory read cycle

(2) Memory write cycle



(3) Refresh cycle




- 1. When external bus width is 8 bits.
 - 2. When external bus width is 16 bits.

Remarks The dotted line indicates high impedance.

5.2 LOCAL BUS WAIT

The number of wait states inserted into the bus cycle can be controlled by the local bus programmable wait control register (LPWC). Also, it is possible to insert a wait state from the LRDY pin.

Fig. 5-1 Local Bus Control



INTERRUPT FUNCTION

The V55SC incorporates a strong interrupt controller (INTC) which specifies arbitrarily 4 levels of priority order for the total of 28, 23 internal and 5 external maskable hardware interrupt requests by the software and can control their processing. The interrupt controller controls multiple-interrupt servicing according to the programmable priority order. In addition, it is provided with three interrupt servicing modes; vectored interrupt function, macro service function, register bank switching function.

FEATURES 6.1

The interrupt function of the V55SC has the following features.

- Comprehensive service mode for interrupt request
 - Vectored interrupt function
- : Branch to interrupt service routine specified by vector table
- Register bank switching function : High-speed interrupt response by automatic register bank switching
- Macro service function
- : High-speed interrupt servicing by microprogram (firmware)
- 4-level programmable priority order control
- Multiple interrupt servicing control according to priority order
- Comprehensive macro service function (following 8 modes) in close contact with V55SC peripheral hardware
 - **EVTCNT**
- : Event count processing
- BLKTRS
- : Data transfer between special function register and external memory buffer
- BLKTRS-C : Data transfer (with transfer data detection function) between special function register and external
 - memory buffer
- DTACMP : Special function register status detection : Time measurement by timer capture function
- DTADIF BCDMA
- : Local bus DMA controller descript information save/update
- SYNC
- : MPSC (SYNC mode) character detection
- **HDCMP**
- : MPSC (HDLC mode) address detection (up to 8 kinds of address possible)
- 5 external interrupt request inputs (NMI, INTP0 to INTP3)
- Maskable interrupt requests can be masked separately

Table 6-1 shows a list of interrupt causes.

Table 6-1 List of Interrupt Causes (1/2)

		Interrupt		Interrupt Cause		Default	Vectored	Macro	Register	Macro Service
Interrupt Classification	Default Priority	Request Signal	Interrupt Request Control Register	Generating Source	Generating Unit	Table	Address	Service	Bank Switching	Control Word Address
	-	NW.		NMI pin inputExternsi	External	2	Н80000	No	No	I
Nonmaskable	2	INTWDT	ı	Watchdog timer overflow	WDT	8	00×20H	No	No	
	9	INTPO	62]	INTPO pin input		6	00×24H	Yes	Yes	012H
	-	INTP1	IC10	INTP1 pin input		10	00×28H	Yes	Yes	014H
	9	INTP2	IC11	INTP2 pin input	External	=	00×2СН	Yes	Yes	016Н
	9	INTP3	IC12	INTP3 pin input		12	00×30H	Yes	Yes	018Н
	_	INTCM00	1014	CM00 coincidence detection		14	00×38H	Yes	Yes	01СН
	80	INTCM01	1015	CM01 coincidence detection		15	00×40H	Yes	Yes	01ЕН
	6	INTCM10	1016	CM10 coincidence detection	F	16	00×44H	Yes	səA	020Н
	9	INTCM11	1017	CM11 coincidence detection	5	17	00×48H	Yes	Yes	022H
	=	INTCM20	1018	CM20 coincidence detection		18	00×4CH	Yes	Yes	024H
	12	INTCM30	IC19	CM30 coincidence detection		19	00×50H	Yes	Yes	026Н
Maskable	13	INTDO	IC20	DMA channel 0	DMA	20	00×54H	Yes	Yes	028Н
	=	INTD1	1C21	DMA channel 1	<u> </u>	21	H85×00	Yes	səA	02AH
	5	INTD2	1C22	LDMA channel 2	4444	22	00×5СН	Yes	SəA	02СН
	92	INTD3	IC23	LDMA channel 3		23	H09×00	Yes	səA	02ЕН
	12	INTSP_A	1024	MPSC_A special receive condition		24	00×64H	Yes	Yes	Н080
	₽	INTSP_B	1C25	MPSC_B special receive condition	MPG	25	H89×00	Yes	Yes	032H
	19	INTSR_A	IC26	MPSC_A receive	3	26	00×40H	Yes	SeY	034H
	20	INTSR_B	IC27	MPSC_B receive		72	HD9×00	Yes	səA	Н9ЕО
	;	INTSR A	01.71	MPSC_A send	MPSC	00	107.00	2		1000
	7	/INTD4	1028	LDMA channel 4	LDMA	60	un /xnn	s L	S S	038H

Table 6-1 List of Interrupt Causes (1/2)

		1		Interrupt Cause		Default	Vectored	Macro	Register	Macro Service
Interrupt Classification	Default Priority	Request	Interrupt Request Control Register	Generating Source	Generating Unit	Table Number	Address	Service	Switching	Address
		0 03176		MPSC_B send	MPSC	96	00×74H	Ŷ	ž	03AH
	22	/INTD5	623	LDMA channel 5	LDMA	3				
	23	INTES_A	1C30	MPSC_A external/status	23074	30	00×78H	Yes	Yes	03СН
	72	INTES_B	1531	MPSC_B external/status) (31	00×1СН	Yes	Yes	03ЕН
Maskable	25	INTSIT	1C32	STM coincidence detection	SIT	32	H08×00	No	Yes	1
	78	INTSERO	IC35	UART receive error		35	00×8СН	SO NO	Yes	1
	27	INTSR0	1C36	UART receive	-UART	36	H06×00	Yes	Yes	H800
	28	INTSTO	1C37	UART send		37	00×94H	Yes	Yes	00AH
				Divide error		0	нооооо	No	S _O	
				BRK flag (single-step)		-	00004H	No	οN	
				BRK3 instruction		3	0000СН	No	ŝ	
				BRKV instruction		7	H01000	No	No	-
Software	1	1	l	CHKIND instruction	!	ß	00014H	No	No	
				Input/output instruction (IBRK flag)		9	00018H	No	No	
				BRK imm8		×	Hxxx00	No	N _o	
		· ;		BRKCS instruction		_	1	No	No	
				FP0 instruction		,	0001CH	Š	Š	
Exception trap				Exchange trap						

Remarks Portions indicated with "x" are values that can change.

7. DMA FUNCTION (DMA CONTROLLER)

The V55SC has an on-chip 2-channel general-purpose DMA controller which controls execution of DMA transfer based on a DMA request using on-chip peripheral hardware (UART, timer), external DMARQ pins or a software trigger.

7.1 FEATURES

- 2 independent DMA channels
- 4 kinds of transfer modes
 - Single-transfer mode ... 1 DMA transfer cycle is executedfor 1 DMA request
 - Demand release mode ... DMA transfer cycles are consecutively executed while a DMA request is active
 - Single-step mode
- ... After generation of a DMA request, DMA transfer cycles and CPU bus cycles are alternately executed
- Burst mode ... After generation of a DMA request, DMA transfer cycles are consecutively executed
- 4 kinds of operating modes
 - Normal transfer mode (I/O to memory transfer)... Control of DMA transfer between SFR (internal I/O) or I/O and memory
 - Intelligent DMA mode (ring buffer system)
 - · Next address specification mode
- ... Control of DMA transfer to ring buffer
- ... Consecutive transfers are possible between different transfer buffers
- Memory-memory transfer mode
- ... 2 bus cycles are started for 1 DMA transfer cycle and a memory to memory transfer is executed
- 3 clocks/1 bus cycle (no wait)
- Kinds of transfer
- External I/O to memory
- External I/O to memory

- ... 1 bus cycle/1 DMA transfer cycle
- SFR (internal I/O) to memory ... 1 bus cycle/1 DMA transfer cycle
- Memory to memory (memory includes SFR) ... 2 bus cycle/1 DMA transfer cycle
- Selectable byte transfer/word transfer
- · Selectable transfer address increment/decrement/no change
- DMA transfer end signal output pins (TCE0, TCE1) (TC00, TC01)
- 24-bit long memory address register (MARn)
- 21-bit long terminal counter (TCn)
- DMA request signal pins (DMARQ0, DMARQ1: Dual-function as port pins P90 to P91)

 DMA acknowledge signal pins (DMAAK0, DMAAK1)

Table 7-1 Correspondence Table of Operating Modes and Transfer Modes

				Usable Tra	nsfer Mode	•
Operating n	node .	Transfer Target	①*	2*	3•	@ •
Normal transfer mode (VO	to memory transfer)	I/O ↔ memory	Usable	Usable	Usable	Usable
Intelligent DMA mode		I/O (SFR) → memory	Usable	Usable	Unusable	Unusable
Next address specification	mode	I/O (SFR) ↔ memory	Usable	Usable	Unusable	Unusable
Memory to memory	(Normal end)	Memory ↔ memory	Usable	Usable	Usable	Usable
transfer mode	(Repeat)	Memory ↔ memory	Usable	Usable	Unusable	Unusable

- * ① Single transfer mode
 - 2 Demande release mode
 - 3 Single-step mode
 - Burst mode

8. LOCAL BUS DMA FUNCTION (LOCAL BUS DMA CONTROLLER)

Besides the DMA function (DMAC), the V55SC has an on-chip 4-channel local bus DMA controller.

The local bus DMA controller executes DMA transfer between the MPSC and the local memory connected to the local bus based on a DMA request from the MPSC.

8.1 FEATURES

- 4 independent DMA channels
- DMA transfer using the single transfer mode
- 2 types of operating modes
 - · Block chain operating mode
 - Normal transfer mode
- 3 clocks/1 bus cycle
- Byte transfer
- Selectable transfer address increment/decrement
- 20-bit long current block memory address register (MARn)
- 20-bit long current block terminal counter (TCCn)

8.2 LOCAL BUS DMA CONTROLLER (LDMAC) CONFIGURATION

The local bus DMA controller has 4 independent DMA channels and controls DMA transfer between the external memory connected to the local bus (dedicated MPSC memory connection bus) and MPSC channel A or B.

MPSC channel A or B (HDLC, SYNC, ASYNC modes) is a dedicated DMA transfer channel.

The transfer memory for which address are directly specifiable is 1M bytes of the local memory space.

The maximum number of the DMA transferable bytes is 1M. The entire configuration of the local bus DMA controller is shown in Fig. 8-1.




Fig. 8-1 Entire Configuration of the Local Bus DMA Controller

CBKAD: Current block segment address

9. UART FUNCTION

The V55SC, for the serial communication function, has 1 channel for the start-step format exclusive communication unit (UART), and has 2 channels for the communication unit (MPSC) which supports 3 protocol (refer to 10. MPSC Function). The ASYNC communication protocol for UART and MPSC is the same, however, the method of setting commands and some functions are different.

Here, the UART will be described.

9.1 FEATURES

- Transfer speed 50 to 390 Kbps (system clock ϕ = 12.5 MHz)
- Full-duplex operation possible
- Exclusive (for sending and for receiving) on-chip baud rate generators
- · Wake-up function
- . 0 parity function
- Parity error detection
- · Framing error detection
- Overrun error detection
- UART exclusive interrupt sources (3 kinds)
 - UART receive error interrupts (INTSER0)
 - UART receive complete interrupt (INTSR0)
 - UART send complete interrupt (INTST0)
- Macro service function
 - UART receive complete interrupt (INTSR0)
 - UART send complete interrupt (INTST0)

9.2 UART CONFIGURATION

The V55SC has a UART with an on-chip exclusive baud rate generator. A block diagram of the UART is shown in Fig. 9-1.

The UART is comprised of a serial data input (RxD0), serial data output (TxD0), serial clock output (TxC0), pins for the sendable state control input (CTS0) and a transfer control section, send/receive 8-bit shift register, UART mode register (UARTM), UART status register (UARTS), send buffer (TxB0), receive buffer (RxB0), and a send/receive baud rate generator. There are shift registers and buffers for sending and receiving and so sending and receiving are performed independently (full-duplex operation possible).




Fig. 9-1 UART Block Diagram

10. MPSC FUNCTION

The MPSC in the V55SC is a multi-function communication unit which can be used for a wide range of serial data communication.

The basic function of the MPSC is to convert, using a set format, parallel data to serial data and serial data to parallel data.

In normal serial data communication, regulations and procedure of how to format the data, or what configuration to use in sending and receiving data is called the data communication protocol, and are standardized. The V55SC supports the following three kinds of protocol.

- (1) Bit oriented protocol (HDLC mode)
- (2) Character oriented protocol (SYNC mode)
- (3) Start-stop synchronization format (ASYNC mode)

In the MPSC, there are various circuits assembled to make it possible to use these efficiently.

10.1 FEATURES

- Multi protocol operation: HDLC mode, SYNC mode, ASYNC mode
- High-speed transfer: 2.5 Mbps
- Full-duplex operation
- 2 channels on-chip
- Transmitter: Double buffer
- Receiver: 4-way buffer
- Data format: NRZ, NRZI
- DMA transfer possible using the on-chip local bus DMA controller DMA request signals × 4 (send DMA × 2, receive DMA × 2)
- On-chip baud rate generators (send x 2, receive x 2)
- On-chip DPLL circuit

The features of each protocol are as follows.

(1) Bit oriented protocol (HDLC mode)

- · Address field detection
- Abort send
- Zero insert/remove
- Flag insert/remove
- 16-bit FCS generation/check
 CRC format [Generating function: X¹⁶ + X¹² + X⁵ + 1]
- Overrun error detection
- · Short frame detection
- CRC error detection
- EOF flag/LDMAC error detection
- Abort detection
- Underline detection
- CTS pin state change detection
- Hunt detection
- DCD pin state change detection
- All Sent detection
- Mark idle detection

(2) Character oriented protocol (SYNC mode)

- Mono-sync/Bi-sync protocol supported ,
- SYNC character lengt: 1 or 2 characters
- SYNC character bit length: 6, 8, 16 bits
- Character bit length: 5, 6, 7, 8 bits
- · Parity attachment/check
- 16-bit BCS generation/check

CRC format [Generating function: $X^{16} + X^{12} + X^5 + 1$]

[Generating function: $X^{16} + X^{15} + X^2 + 1$]

- Overrun error detection
- Parity error detection
- CRC error detection
- EOF flag/LDMAC error detection
- Underline detection
- CTS pin state change detection
- Hunt detection
- DCD pin state change detection
- · Mark idle detection

(3) Start-stop synchronization method (ASYNC mode)

- Framing error detection
- Overrrun error detection
- Parity error detection
- EOF flag/LDMAC error detection
- Break send detection
- CTS pin state change detection
- DCD pin state change detection
- All Send detection
- Clock rate: Baud rate ×1, ×16, ×32, ×64
- Break send

10.2 SUMMARY

The V55SC is prepared with the UART and MPSC as the serial communication function. The MPSC has three types of operating modes, the HDLC mode, SYNC mode, and ASYNC mode.

The communication protocol of the ASYNC mode is the same for both the UART and the MPSC, however, the method of setting commands and some of the functions are different.


10.2.1 Bit Oriented Protocol (HDLC Mode)

The HDLC mode is an optimized subset which uses HDLC (High Level Data Link Control Procedure) by the microprocessor based on the function specification of the BOP mode of NEC's communication LST, μ PD72001.

In the HDLC mode, it is possible to support the SDLC (Synchronous Data Link Control) protocol recommended by IBM. However, it does not support the SDLC-Loop mode.

In the HDLC protocol, sending data using an arbitrary bit length is allowed. Data is send with the format shown in Fig. 10-1 Frame configuration.

Fig. 10-1 Frame Configuration



Flag sequence

(F) : Header ... Start flag (01111110)

: Tail ... Conclusion flag (01111110)

If the frame continues, the start flag and the conclusion flag may overlap.

Address field

(A) : Address detection is performed.

Control field

(C): Handled as transparent single data.

Information field

(I) : An arbitrary bit length is allowed however, it is generally 8 bits.

Frame check sequence (FCS): CRC calculation result.

10.2.2 Character Oriented Protocol (SYNC Mode)

The SYNC mode is an optimized subset which uses SYNC with a single-chip microcomputer based on the function specifications of the COP mode of the μ PD72001.

The SYNC mode is a protocol which is executed using a synchronized format and supports Mono-Sync format and Bi-Sync format as the character synchronization format.

SYNC SYNC Character Field CRC CRC
Character Character (5 to 8 bits × N)

6/8 Bits 16 Bits

Mono-Sync

Fig. 10-2 Data Format

10.2.3 Start-stop Synchronized Format (ASYNC Mode)

16 Bits


The ASYNC mode is an optimized subset which used ASYNC with the microprocessor based on the function specifications of the ASYNC mode of the μ PD72001.

Bi-Sync

In the ASYNC mode, on the send side, a start bit, stop bit, and if necessary a parity bit are attached to each data block to be sent. If there is no characters to be sent, the mark state is set ("H" continues).

The receiving side knows where the data block starts when it detects the start bit, and it receives the continuing serial data based on it. Receiving the serial data ends when thestop bit is detected. The data block between start bits is recognized as one characters.

Fig. 10-3 Data Format



Start bit

(ST) : 1 bit

Character bits (D0 to D7): 1 to 8 bits (send)
Parity bit (P): Even/Odd/Not added

Stop bit

(STOP): 1/1.5/2 bits

11. TIMER FUNCTION


The V55SC timer unit can be used as an interval timer, free running timer, and event counter.

11.1 FEATURES

- 16-bit timer × 4
- 2 types of count clock sources
 - Selectable system clock scaled output (φ/8, φ/32: system clock φ)
 - Selectable external input pulse from pins T10 and T11
- External count output signal (TOUT output)
- 6 types of timer unit exclusive interrupt sources (INTCM00, INTCM01, INTCM10, INTCM10, INTCM20, INTCM30)

11.2 TIMER UNIT CONFIGURATION

The timer unit configuration is shown in Fig. 11-1.



Remarks 4: System Clock

1. Ti0 is also used as INTP2.2. Ti1 is also used as INTP3.

12. WATCHDOG TIMER FUNCTION

The watchdog timer is a function which prevents program upset and dead-lock.

12.1 FEATURES

- 3 overflow times can be set (10.4, 41.9, 167.7 ms: System clock ϕ = 12.5 MHz)
- Output pin directly connectable with the RESET pin (WDTOUT pin)

12.2 WATCHDOG TIMER CONFIGURATION AND OPERATION

When a watchdog timer interrupt is not generated, it checks that the program or system operates normally. To use the watchdog timer function, it is necessary to input an instruction clearing the watchdog timer (count start) for each program module.

If the instruction that clears the watchdog timer is not executed within the set time, the watchdog timer overflows and together with a watchdog timer interrupt (INTWDT) being generated, the output at pin WDTOUT is low, notifying that the program is abnormal.

The configuration of the watchdog timer is shown in Fig. 12-1.




Fig. 12-1 Watchdog Timer Configuration

- * 1. \(\phi\): System clock
 - 2. WDTCLR: Clears the watchdog timer by instruction

13. STANDBY FUNCTION

In the V55SC there are three modes the control the operating clock and they serve as a low power consuming standby function. Transition can be made to any standby mode by a special instruction.

13.1 HALT MODE

This mode causes the CPU operating clock to stop.

By setting the HALT mode in the empty time of the CPU, the power consumption of the entire system is decreased. The HALT mode is set by executing the HALT mode instruction.

In the HALT mode, the CPU clock stops and execution of the program stops, however, before that all of the contents of the registers and on-chip RAM is saved.

If the HALT mode instruction is executed during DMA transfer by the DMA controller (DMAC), moving to the HALT mode is held until the end of the transfer bus cycle corresponding to the first DMA request.

13.2 STOP MODE

This mode stops oscillation.

This mode is valid when the entire application system is stopped, and it uses very little power. By executing the STOP mode instruction, the STOP mode is set. In the STOP mode, all of the clocks stop. Program execution is stopped, however, before that the contents of all of the registers and on-chip RAM are saved.

Note During local bus DMA transfer by the local bus DMA controller, or during the local bus refresh operation, operation stops when the STOP instruction is executed. Therefore, there is a possibility that the contents of the memory connected to the local bus may be corrupted. Therefore, beforeexecuting the STOP instruction, it is necessary to prohibit the operation of the local bus DMA controller and the refresh operation.

13.3 IDLE MODE

With the crystal oscillation circuit still oscillating, this modes stops all of the operating clocks except the local bus DMA controller and standby control circuit. The IDLE mode is set by executing the IDLE instruction. Even if the IDLE instruction is executed during a transmit data transfer to MPSC by the local bus DMA controller, the local bus DMA controller continues the operation and transmits the transmit data to MPSC.

In contrast to the STOP mode, it is not necessary to secure the oscillation stabilizing time of the oscillator and so, it is possible to quickly move to normal operation. Program execution is stopped however, before that, the contents of all registers and the on-chip RAM is saved.

14. CLOCK GENERATION CIRCUIT

The clock generation circuit is a circuit which supplies the various clocks of the CPU and peripheral hardware, and controls the CPU operating mode.

14.1 CLOCK GENERATION CIRCUIT CONFIGURATION AND OPERATION

The configuration of the clock generation circuit is shown in Fig. 14-1.

The reference clock of the clock generation circuit oscillates using a crystal oscillator or ceramic oscillator connected to pins X1 and X2. The output of the clock generation circuit is scaled wave shaping (1/2 scale) and the scale ratio isselected and it is used as the system clock ϕ .

The scale ration of the system clock o/ is specified by bits PCK1 and PCK0 of the processor control register (PRC), and the oscillation frequency (fxx) can be selected to be 1/2, 1/4, 1/8 or 1/16.

By reducing the speed of the system clock ϕ , the consumed current is reduced and operation is possible for a long time even if the voltage is lowered by the battery driven system.

Also, it is possible to input an external clock. In that case, input the clock signal at pin X1, and leave open pin X2.




Fig. 14-1 Clock Generation Circuit

In the V55SC, the scaler (time based counter TBC) which scales the internal system clock ϕ is common for each timer unit.


The TBC cannot be read from or written to by an instruction.

The tap output of the TBC (2ⁿ scaled clock) is supplied as the count clock to the following units.

- (1) Timer 0 to timer 3
- (2) Baud rate generator (UART-BRG)
- (3) Refresh cycle generation circuit
- (4) Software interval timer

The TBC is cleared to 00H by only the reset input, after which it is always incremented. The operation of the TBC stops in the STOP mode and IDLE mode. The configuration of the TBC is shown in Fig. 14-2.

Fig. 14-2 Scaler (Time Based Counter TBC) Configuration




15. SOFTWARE INTERVAL TIMER FUNCTION

The V55SC has an on-chip 16-bit software interval timer which is used for the software timer function and the clock function.

15.1 SOFTWARE INTERVAL TIMER CONFIGURATION

The configuration of the software interval timer is shown in Fig. 15-1.

Fig. 15-1 Software Interval timer Configuration



16. INSTRUCTION SET

The instruction set of the V55SC has upward compatibility with the instruction sets of V20 and V30 (native mode) and V25 and V35.

16.1 INSTRUCTION ADDED TO V20 AND V30 OR V25 AND V35

Instructions that have been added to those of V20 and V30 or V25 and V35, and instructions that expand the applicable range are as follows.

• IRAM :

....Register File Space Access Override Prefix instruction (Added)

By adding this to the memory manipulation instruction, it separates the main memory space and access data as a 512 byte register file.

The address of the register file is the lower 9 bits of the offset value of the memory specification operand.

Mnemonic	Operand
IRAM:	None

• DS2:

.... Expansion Segment Override Prefix Instruction (Added)

When data is accessed in the 16M byte expansion memory space, this is attached to a memory operand which is capable of a segment override prefix, and specifies the segment register DS2.

Mnemonic	Operand
DS2:	None

• DS3:

....Expansion Segment Override Prefix Instruction (Added)

When data is accessed in the 16M byte expansion memory space, this is attached to a memory operand which is capable of a segment override prefix, and specifies the segment register DS3.

Mnemonic	Operand
DS3:	None

• MOV DS2, reg16, mem32Instruction to Transfer from a 32-bit Memory to a 16-Bit Register and DS3 (Added)

Transfer the lower 16 bits of the 32-bit memory specified by the third operand to the 16-bit register specified by the second operand, and transfers the upper 16 bits to the expansion segment register DS2.

Mnemonic	Operand		
MOV	DS2	reg16	mem32

• MOV DS3, reg16, mem32 Instruction to Transfer from a 32-bit Memory to a 16-Bit Register and DS3 (Added)

Transfers the lower 16 bits of the 32-bit memory specified by the third operand to the 16-bit register specified by the second operand, and transfers the upper 16 bits to the expansion segment register DS3.

Mnemonic	Operand		
MOV	DS3	reg16	mem32

• PUSH DS2
PUSH DS3
PUSH VPC•

....Expansion Segment Register Stack Manipulation Instruction (Added) (SP-1, SP-2) \leftarrow DS2/DS3/VPC SP \leftarrow SP-2

The expansion segment register (DS2 or DS3/VPC) specified by the operand is saved in a stack.

Mnemonic	Operand
PUSH	DS2
PUSH	DS3
PUSH	VPC

* VPC means vector PC. The VPC has the same address as DS3.

• POP DS2 POP DS3 POP VPC

.... Expansion Segment Register Stack Manipulation Instruction (Added) DS2/DS3/VPC \leftarrow (SP + 1, SP) SP \leftarrow SP + 2

The contents of the stack are transferred to the expansion segment register (DS2 or DS3/VPC) specified by the operand.

An interrupt cannot be placed between this instruction and the next instruction.

Mnemonic	Operand	
POP	DS2	
POP	DS3	
POP	VPC	

• RSTWDT imm8, imm8

.... Watchdog Timer Manipulation Instruction (Added)

Compares the instruction code of the 4th byte and the instruction code of the 3rd byte and manipulates the watchdog timer. This instruction used a special instruction code configuration (4 bytes) in order that the register is not written over during program upset, and it does not write unless the operands of the 3rd byte and 4th byte have a one's compliment relationship.

Mnemonic	Operand	
RSTWDT	imm8	imm8'

• IDLE

....Instruction to Move to the IDLE Mode Sets (Added)

The IDLE mode of the standby mode.

Mnemonic	Operand
IDLE	None

• BTCLRL sfrl, imm3, short-label....Conditioned Branch Instruction (Added)

When the bit indicated by specified register imm3 in the lower 256 bytes (0FFE00H to 0FFEFFH) of the special function register space is set (1), that bit is reset (0), and the short-label value is added to the current PC value and loaded to the PC.

Branching is possible in the address from - 128 to +127 in the segment where this instruction is placed.

This instruction is paired with the BTCLR instruction, and when the BTCLR instruction targets the upper 240 bytes (0FFF00H to 0FFFEFH) of the special function register space, the BTCLRL instruction the lower 256 bytes of the same space. All other functions are the same as the BTCLR instruction.

Mnemonic	Operand		
BTCLRL	sfri	imm3	short-label

• MOV xsreg, reg16 MOV VPC, reg16

....Instruction to Transfer Data from a Register to an Expansion Segment Register or Vector PC (Added)

The expansion segment register (DS2, DS3/VPC) is added and so a register which can be specified for the operand is added.

The contents of a 16-bit register specified by the second operand is transferred to the expansion segment register (DS2 or DS3/VPC) specified by the first operand.

Mnemonic	Operand	
MOV	DS2	reg16
MOV	DS3	reg16
MOV	VPC	reg16

MOV xsreg, mem16
 MOV VPC, mem16

....Instruction to Transfer Data from a Memory to an Expansion Segment Register or Vector PC (Added)

The expansion segment register (DS2, DS3/VPC) is added and so a register which can be specified for the operand is added.

The countents of a 16-bit memory specified by the second operand is transferred to the expansion segment register (DS2 or DS3/VPC) specified by the first operand.

Mnemonic	Operand	
MOV	DS2	mem16
MOV	DS3	mem16
MOV	VPC	mem16

MOV reg16, xsreg
 MOV reg16, VP

....Instruction to Transfer Data from a Registe to an Expansion Segment Register or Vector PC (Added)

The expansion segment register (DS2, DS3/VPC) is added and so a register which can be specified for the operand is added.

The contents of a 16-bit register specified by the second operand is transferred to the expansion segment register (DS2 or DS3/VPC) specified by the first operand.

Mnemonic	Operand	
MOV	reg16	DS2
MOV	reg16	DS3
MOV	reg16	VPC

MOV mem16, xsreg
 MOV mem16, VPC

....Instruction to Transfer Data from a Memory to an Expansion Segment Register or Vector PC (Added)

The expansion segment register (DS2, DS3/VPC) is added and so a register which can be specified for the operand is added.

The contents of a 16-bit memory specified by the second operand is transferred to the expansion segment register (DS2, DS3/VPC) specified by the first operand.

Mnemonic	Operand		
MOV	mem16	DS2	
MOV	mem16	DS3	
MOV	mem16	VPC	

BSCH reg BSCH mem

....Bit Manipulation Instruction (Added)

Searches for i 1" starting from bit 0 up to bit 7 or bit 15 of a reg/mem, and returns the first searched bit number to CL. If there results of the search is that there are no "1s" (reg/mem = 0), the "ZF" (Zero Flag: Bit 6 of PSW) is set (1).

If the search result is that there was a "1", "ZF" is reset (0).

Mnemonic	Operand
всн	reg/mem

• QHOUT imm16

.... Quene Manipulation Instruction to Release the Queue Header Block (Added)

This releases a block queued in the queue header and stores the segment address in the parameter table (register file). If the specified queue is empty, no manipulation is performed on the queue and "ZF" (Zero Flag: Bit 6 of PSW) is set (1). Otherwise, "ZF" is reset (0).

Mnemonic	Operand
онои	imm16

• QOUT imm16

....Queue Manipulation Instruction to Release an Arbitrary Queue Block (Added) Releases blocks shown in the queue parameter table.

If the queue specified by the parameter table is empty, no manipulation is performed on the queue, and "ZF" (Zero Flag: Bit 6 of PSW) is set (1). Otherwise, "ZF" is reset (0).

Mnemonic	Operand
οου	imm16

• QTIN imm16.

....Queue Manipulation Instruction for Queuing a Block in a Queue (Added)
Queues-in a block indicated in the parameter table at the end of a queue.

Mnemonic	Operand
QTIN	imm16

• MOVSPB reg16

....SS, SP Transfer Instruction (Expanded)

Transfer the SS and SP values of the current (before switching) register bank to the SS and SP of the register bank switched to and indicated by the lower 4 bits of the contents of the 16-bit register entered in the operand. In comparison with V25, the number of switched register banks has increased.

(This expands the application range for the same instruction of the V25 and V35. This instruction is added to the instructions of the V20 and V30.)

Mnemonic	Operand
MOVSPB	reg16

The following 5 instruction have been added to the instruction of the V20 and V30 (native mode).

• BTCLR sfr, imm3, short-label Special Function Register Test Instruction (The upper 240 bytes of the special function register space (0FFF00H to 0FFFEFH) are targeted.)

• MOVSPA function register space (0FFF00H to 0FFFEFH) are targeted.)

....Instruction which transfers the SS and SP values of the register bank before switching, to the SS and SP of the current (after switching) register bank.

• RETRBIRegister bank return instruction

• FINTInstruction which indicates to the interrupt controller the end of the interrupt

process.

• STOPInstruction which moves to the STOP mode.

16.2 INSTRUCTION SET OPERATIONS

Table 16-1 Operand Type Legend

Identifier	Description
reg	8/16-bit general register
	(Destination register for an instruction which used two 8/16-bit general registers.)
reg'	Source register for an instruction which uses two 8/16-bit general registers.
reg8	8-bit general register
lego	(Destination register for an instruction which uses two 8-bit general registers.)
reg8'	Source register for an instruction which uses two 8-bit general registers.
rego reg16	16-bit general register
rag to	(Destination register for an instruction which uses two 16-bit general registers.)
reg16'	Source register for an instruction which uses two 16-bit general registers.
mem	8/16-bit memory address
mem8	8-bit memory address
mem16	16-bit memory address
mem 10 mem 32	32-bit memory address
	Special function register location: FFF00H to FFFEFH
sfr -fol	Special function register location: FFE00H to FFEFFH
sfrl	16-bit direct memory address
dmem	8/16-bit immediate data
imm	3-bit immediate data
imm3	4-bit immediate data
imm4	8-bit immediate data
imm8	8-bit immediate data (one's compliment of imm8)
imm8'	16-bit immediate data
imm16	Accumulator AW or AL
acc	Segment register
sreg	Expansion segment register
xsreg	256-byte translation table name
arc-table	Source block name addressed by register IX
src-block	Destination block name addressed by register !Y
dst-block	Source string name addressed by register IX
src-string	Destination string name addressed by register !Y
dst-string	Procedure in the current program segment
near-proc	Procedure in a different program segment
far-proc	Label of the current program segment
near-label	Label of the range of bytes -128 to +127 from the end of an instruction
short-label	Label of a different program segment
far-label	16-bit general register having the offset of the call address of the current program segment
regptr16	16-bit memory address having the offset of the call address of the current program segment
memptr16	32-bit memory address having the offset and segment data of the call address of a different
memptr32	program segment
	Number of bytes to be deleted from the stack (0 to 64K,normally an even number)
pop-value	Panest prefix instruction
repeat	Immediate value which identifies the instruction code of anexternal floating point arithmetic chip
fp-op	Override prefix instruction for accessing the register file space
IRAM :	* Pagintar ant (AW RW CW DW, SP. BP. IX, IY)
R	nso nso nso. SS, PS or the segment name/group name assumed in the DS2, DS1, DS0, SS, PS
src-spec	DS3_DS1 or the segment name/group name assumed in DS3 and DS1
Dat1-spec	nco nco as the engment name/group name assumed in DS2 and DS0
Dat2-apec	Arbitrary segment register (DS1, DS0, SS, PS) or the segment name/ group name assumed in the
Seg-spec	and the state of t
Vennenen	Arbitrary expansion segment register (DS3, DS2) or the segment name/group name assumed in
Xseg-spec	expansion segment register
1	Can be abbreviated
	Or

Table 16-2 Instruction Word Format Legend

Identifier	Description			
w	Word/byte specification bit (1: word, 0: byte). When s = 1, the sign expansion byte data is a 16-bit			
	operand even if W=1.			
reg, regʻ	8/16-bit general register specification bits (000 to 111)			
mod, mem	Memory address specification bits (mod: 00 to 10, mem: 000 to 111)			
(disp-low)	Option 16-bit displacement of low-order bytes			
(disp-high)	Option 16-bit displacement of high-order bytes			
disp-low	6-bit displacement of low-order bytes for PC relative addition			
disp-high	16-bit displacement of high-order bytes for PC relative addition			
imm3	3-bit immediate data			
imm4	4-bit immediate data			
imm8, imm8'	8-bit immediate data			
imm16-low	Low-order bytes of 16-bit immediate data			
imm16-high	High-order bytes of 16-bit immediate data			
addr-low	Low-order bytes of a 16-bit direct address			
addr-high	High-order bytes of a 16-bit direct address			
sreg	Segment register specification bits (00 to 11)			
xsreg	Expansion segment register specification bits (10 to 11)			
8	Sign expansion specification bit (1: sign expansion, 0: no sign expansion)			
offset-low	Low-order bytes of 16-bit offset data loaded to the PC			
offset-high	High-order bytes of 16-bit offset data loaded to the PC			
seg-low	Low-order bytes of 16-bit segment data loaded to the PS			
seg-high	High-order bytes of 16-bit segment data loaded to the PS			
pop-value-low	Low-order bytes of 16-bit data which specifies the number of bytes to delete from the stack			
pop-value-high	High-order bytes of 16-bit data which specifies the number of bytes to delete from the stack			
disp8	8-bit displacement relatively added to the PC			
X				
XXX				
YYY	Operation code of an external floating pointarithmetic coprocessor			
ZZZ	J			

Table 16-3 Operation Description Legend

Identifier	Description			
AW	Accumulator (16 bits)			
AH	Accumulator (high-order bytes)			
AL	Accumulator (low-order bytes)			
BW	Register BW (16 bits)			
CW	Register CW (16 bits)			
CL	Register CW (low-order bytes)			
DW	Register DW (16 bits)			
SP	Stack pointer (16 bits)			
PC	Program counter (16 bits)			
PSW	Program status word (16 bits)			
IX	Index register (source) (16 bits)			
IY	Index register (destination) (16 bits)			
PS	Program segment register (16 bits)			
SS	Stack segment register (16 bits)			
DS0	Data segment 0 register (16 bits)			
DS1	Data segment 1 register (16 bits)			
DS2	Expansion data segment 2 register (16 bits)			
DS3	Expansion data segment 3 register (16 bits)			
VPC	Vector PC			
AC	Auxiliary carry flag			
CY	Carry flag			
P	Parity flag			
S	Sign flag			
Z	Zero flag			
DIR	Direction flag			
1E	Interrupt enable flag			
V	Overflow flag			
RB0 to RB3	Register bank flag			
BRK	Break flag			
IBRK	I/O break flag			
()	Memory contents shown in ()			
disp	Displacement (8/16-bit)			
ext-disp8	8-bit displacement sign expanded to 16-bits			
temp	Temporary register (8/16/32 bits)			
tmpcy	Temporary carry flag (1 bit)			
seg	Immediate segment data (16 bits)			
offset	Immediate offset data (16 bits) Transfer direction			
←	Addition			
+	Subtraction			
	Multiplication			
×	Division			
*	Modulo			
1	Logical AND			
10	Logical OR			
l č	Exclusive OR			
xxH	2-digit hexadecimal number			
xxn	4-digit hexadecimal number			
7	Dual-function, or			

Table 16-4 Flag Operation Legend

Identifier	Description	
(Blank)	No change	
0	Cleared to 0	
1	Set to 1	
×	Set or cleared depending on result	
υ	undefined	
R	Restore previously saved value	

Table 16-5 Memory Addressing

mod mem	00	01	10
000	BW+IX	BW+IX+disp8	BW+IX+disp16
001	BW+IY	BW+IY+disp8	BW+IY+disp16
010	BP+IX	BP+IX+disp8	BW+IX+disp16
011	BP+IY	BP+IY+disp8	BP+IY+disp16
100	ıx	IX+disp8	IX+disp16
101	IY	IY+disp8	IY+disp16
110	Direct address	BP+disp8	BP+disp16
111	BW	BW+disp8	BW+disp16

Note For other than primitive instruction memory addressing when BP is used, the default segment register becomes SS. Also, when BP is not used, the default segment register becomes DS0.

For primitive instruction memory addressing, the default segment register of the destination block becomes DS1. Also, for memory addressing the default segment register of the source block becomes DS0.

Table 16-6 8/16 Bit General Register Selection

reg. reg'	W = 0	W = 1	
000	AL	AW	
001	CL	cw	
010	DL	DW	
011	BL	BW	
100	AH	SP	
101	СН	BP	
110	DH	IX	
111	ВН	IY	

Table 16-7 Segment Register Selection

sreg	
00	D\$1
01	PS
10	SS
11	DS0

Table 16-8 Expansion Segment Register Selection

xsreg	
10	DS3/VPC
11	DS2

Clock Number

In the case of a memory operand, the number of clocks differs depending on the addressing mode and so use the numerical values shown below to the portion with "EA" written in Table 16-9 "Clock Number".

mod					10	
mem	00	Clock	01	Clock	10	Clock
000	BW+IX	3	BW+IX+disp8	3	BW+IX+disp16	3
001	BW+IY	3	BW+IY+disp8	3	BW+IY+disp16	3
010	BP+IX	3	BP+IX+disp8	3	BP+IX+disp16	3
011	BP+IY	3	BP+IY+disp8	3	BP+IY+disp16	3
100	IX	2	IX+disp8	2	IX+disp16	2
101	IY	2	IY+disp8	2	IY+disp16	2
110	Direct address	2	BP+disp8	2	BP+disp16	2
111	BW	2	BW+disp8	2	BW+disp16	2

Also, "T" indicates the number of wait states. Use an arbitrary number of wait states for "0" (no wait). The "bus width" indicates the main bus bus width.

Table 16-9 Clock Number (1/20)

ion P			dth•	, Byte Pro	ocessing	Word F	Processing		
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access		
		reg, reg'	-	2	2	2	2		
		mem, reg	-	EA + 2	EA + 3	EA + 2	EA + 3		
	-		8				EA + 8 + 2T		
		reg, mem	reg, mem	16	EA + 2	EA + 5 + T	EA + 2	EA + 5 + T	
		mem, imm	-	EA + 2	EA + 3	EA + 2	EA + 3		
		reg, imm	-	2	2	2	3		
			8				10 + 2T		
		acc, dmem	16	4	7 + T	4	7 + T		
		dmem, acc	-	4	5	. 4	5		
		sreg, reg16	-		_	2	2		
2		xsreg, reg16 VPC, reg16	LVDC16	xsreg, reg16	xsreq, req16	xsreg, reg16 8		2	2
uctio					16	-			
Data Transfer Instructions	MOV	sreg, mem16	8		EA + 2	EA + 8 + 2T			
nsfer	WOV	sreg, mentro	16	_			EA + 5 + T		
a Tra		xsreg,mem16 /VPC, mem16	MPC mam16	8		_	EA + 2	EA + 8 + 2T	
a				/VPC, mem16	16				EA + 5 + T
		reg16, sreg	_	_	_	2	2		
		reg16, xsreg	8		_	2	2		
		/reg16, VPC	16						
		mem16, sreg	_		_	. 2	2		
		mem16, xareg		_	_	EA + 2	EA + 3		
		/mem16, VPC	16						
		DS0,	8	_	_	EA + 5	EA + 17 + 4T		
		reg16, mem32	16				EA + 11 + 2T		
		DS2,	8	_	_	EA + 5	EA + 17 + 4T		
		reg16, mem3:	16				EA + 11 + 2T		
		DS1,	8	_	_	EA + 5	EA + 17 + 4T		
		reg16, mem3	16				EA + 11 + 2T		
		DS3,	8	_	_	EA + 5	EA + 17 + 4T		
		reg16, mem3	² 16				EA + 11 + 2T		

- : Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (2/20)

[c			ءَ	Byte Pro	ncessing	Word P	rocessing
Instruction Group	Mnemonic	Operand	Bus Width	On-chip RAM access	Other than On-chip	On-chip RAM access	Other than On-chip
드		AH, PSW	_	2	2	_	_
		744,75	8	3	3		
	MOV	PSW, AH				_	_
8			16	2	2		
ફ	LDEA	reg16, mem16	-		_	EA + 2	EA + 2
nstru	TRANS /TRANSB	src-table	-	EA + 2	EA + 3	EA + 2	EA + 3
fer i		reg, reg'	-	4	4	4	4
rans		mem, reg					EA + 10 + 2T
Data Transfer Instructions	хсн	/reg, mem		EA + 4	EA + 7 + T	EA + 4	EA + 7 + T
^		AW, reg16 /reg16, AW	_	-	_	4	4
	MOVSPA		_		· <u></u>	8	8
	MOVSPB	reg16		_		4	4
	REPC		_	0 to 1	0 to 1	0 to 1	0 to 1
Ě	REPNC		_	0 to 1	0 to 1	0 to 1	0 to 1
Repeat Prefix	REP /REPE /REPZ		_	0 to 1	0 to 1	0 to 1	0 to 1
	REPNE		_	0 to 1	0 to 1	0 to 1	0 to 1
	/REPNZ	dst-block,				21 + 2T	22 + 2T
	MOVBK	src-block	8	18 + T	19 + T	9 + (11 + 2T)n	9 + (18 + 4T)n
١.,				(rep)		5	5
5	MOVBKB			9 + (11 + T)n	9 + (12 + 2T)n	18 + T	19 + T
ransfer Instructions	MOVBKW		16	(rep CW = 0)		9 + (11 + T)n	9 + (12 + 2T)n
į				5	5	5	5
-		src-block		_		23 + 2T	28 + 4T
<u>Ş</u>	СМРВК	dst-block	8	20 + T	22 + 2T	9 + (16 + 2T)n	9 + (21 + 4T)n
				(rep)		5	5
Primitive Block	СМРВКВ		16	9 + (13 + T)n	9 + (15 + 2T)n	20 + T	22 + 2T
"	CMPBKW			(rep CW = 0)		9 + (13 + T)n	9 + (15 + 2T)n
				5	5	5	5

-- : Common 8-bit bus width and 16-bit bus width

Remarks n: Number of times repeated

86

■ 6427525 0066558 50% **■**

Table 16-9 Clock Number (3/20)

ë a			į	Byte Pi	ocessing	Word	Processing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
	СМРМ	dst-block		4-			20 + T
			8	15	17 + T	15	10 + (12 + 2T)n
	СМРМВ			(rep) 10 + 7n	10 + (9 + T)n	10 + 7n	5
	/CMPMW			(rep CW = 0)			- 17 + T
			16	•	_	_	10 + (9 + T)n
Si				<u> </u>	5	5	5
rection	LDM	arc-block		10	12 . T	10	16 + T
r Insti	LDMB /LDMW		8	10	13 + T	10	9 + (9 + 2T)n
Primitive Block Transfer Instructions				(rep) 9 + 3n	9 + (6 + T)n	9 + 3n	5
¥							- 13 + T
8			16	(rep CW = 0)			9 + (6 + T)n
į				5	5	5	5
1 2	STM	dst-block	t-block 8	12	13	12	13
Ì					13	12	9 + (9 + 2T)n
	STMB			(rep) 10 + 7n	10 + (9 + T)n	10 + 7n	5
	/STMW			(rep CW = 0)			13
			16	•	_		9 + (6 + T)n
<u> </u>		ļ		<u> </u>	5	5	5
<u>e</u>		reg8, reg8'	8	<u>.</u>	_	22 to 63	31 to 72
nctio	INS		16				23 to 64
Instr		reg8, imm4	8		_	22 to 63	31 to 72
ation			16				23 to 64
ni pu		reg8, reg8'	8	_	_	19 to 41	19 + 2T to 48 + 4T
Field Manipulation Instructions	EXT		16			13 (0 41	19 to 42 + 2T
Fie		reg8, imm4	8	_	_	19 to 41	19 + 2T to 48 + 4T
ă			16				19 to 42 + 2T

* 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

Remarks n: Number of times repeated

Table 16-9 Clock Number (4/20)

و د			th•1	Byte Pro	ocessing	Word P	rocessing							
Instruction Group	Mnemonic Operand		Bus Width*1	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access							
						8				10 + 2T				
SL		acc8, imm8	16	-	7 + T	_	7 + T							
uction	IN*2		8				10 + 2T							
Instr		acc, DW	16	-	7 + T	<u>-</u>	7 + T							
Input/output Instructions		:0	8		5	19 - 41	5							
but	OUT*2	imm8, acc	16	_	5	13 – 41	·							
=	001-2	DW, acc		8		5	19 – 41	5						
			16	_	3	10 4.	· ·							
				17 + T	18 + T	20 + 2T	21 + 2T							
			8		10 + 1	9 + (13 + 2T)n	9 + (17 + 4T)n							
2	INM*2		DW/	(rep) 9 + (10 + T)n	9 + (11 + 2T)n	5	5							
uctio	INM*2	dst-block, DW				17 + T	18 + T							
Instr			16	16 (rep CW = 0)		9 + (10 + T)n	9 + (11 + 2T)n							
lt put		5	5	5	5	5								
ort/o				14 + T	17 + 2T	17 + 2T	23 + 4T							
1 6			8		17 7 21	9 + (10 + 2T)n	9 + (16 + 4T)n							
Primitive Input/output Instructions	CUTTAGE	DW are black		(rep)	9 + (10 + 2T)n	5	5							
ء	OUTM*2	DVV, STC-DIOCK)W, src-block	9 + (7 + T)n	3 T (10 T 2 1 / 11	14 + T	17 + 2T							
			16	(rep CW = 0)		9 + (7 + T)n	9 + (10 + 2T)n							
												5	5	5

* 1. 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

2. Shows when $\overline{\text{IBRK}}$ = 1. The following occuurs when $\overline{\text{IBRK}}$ = 0.

Remarks n: Number of times repeated

88

■ 6427525 0066560 16T ■

Table 16-9 Clock Number (5/20)

tion p			dth•	Byte Pro	ocessing	Word Pr	ocessing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		0 :0	8		60 + 10T		60 + 10 T
Su.	IN	acc8, imm8	16	_	40 + 5T		40 + 5T
uctio	IIV	DIM	8		60 + 10 T		60 + 10 T
Input/output Instructions		acc, DW	16	16	40 + 5T	_	40 + 5T
utbu		imm8, acc	8	-	60 + 10 T		60 + 10 T
but/o	O. IT		16		40 + 5T	_	40 + 5T
ے	001		8		60 + 10 T		60 + 10 T
		DW, acc	16	_	40 + 5T	_	. 40 + 5T
ut		dea bleete Braz	8		60 + 10 T		60 + 10 T
e Inp	INM	dst-block, DW	16		40 + 5T	_	40 + 5T
Primitive Input	CUTM		, , , , , , , , , , , , , , , , , , ,	60 + 10 T		60 + 10 T	
Pri	Primitive input foutput Instructions		16	_	40 + 5T	_	40 + 5T

- : Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (6/20)

Ę	-		ŧ	Byte Pr	ocessing	Word F	Processing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
广		reg, reg'		3	3	3	3
			8			- 4	EA + 10 + 2T
		mem, reg	16	EA + 4	EA + 7 + T	EA + 4	EA + 7 + T
			8			54.0	EA + 9 + 2T
	ADD	reg, mem	16	EA + 2	EA + 6 + T	EA + 2	EA + 6 + T
		reg, imm	-	2	2	2	2
		_	8		5A . 7 . T	EA + 4	EA + 10 + 2T
		mem, imm	16	EA + 4	EA + 7 + T	EA T 4	EA + 7 + T
		acc, imm	-	2	2	2	2
		reg, reg'	-	3	3	3	3
Addition/substruction instructions		mam 505	8	EA . 4	EA + 7 + T	EA + 4	EA + 10 + 2T
nstru		mem, reg	16	EA + 4	EA+/+1	EATT	EA + 7 + T
tion			8	EA + 2	EA+6+T	EA + 2	EA + 9 + 2T
struc	ADDC	reg, mem	16	EA + 2	EATOTI		EA + 6 + T
dus/n		reg, imm	-	2	2	2	2
ditio			8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
₹		mem, imm	16	EA++	EATITI		EA + 7 + T
		acc, imm	-	2	2	2	2
		reg, reg'	-	3	3	3	3
			8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		mem, reg	16	LATT			EA + 7 + T
	SUB	rec mem	8	EA + 2	EA+6+T	EA + 2	EA + 9 + 2T
	208	reg, mem	16	LAT 6			EA + 6 + T
		reg, imm	_	2	2	2	2
		mem, imm	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		meni, mini	16				EA + 7 + T
		acc, imm	-	2	-2	2	2

---: Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (7/20)

			1 - 1		ock Number (7/20)					
rion T			ŧ l	Byte Pro	ocessing	Word F	Processing			
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access			
		reg, reg'	-	3	3	3	3			
Addition/substruction Instructions		mem, reg	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T			
struc			16				EA + 7 + T			
i i		reg, mem	8	EA + 2	EA + 6 + T	EA + 2	EA + 9 + 2T			
rucți	SUBC	reg, mem	16	EA + 2	EA+0+1	EA + 2	EA + 6 + T			
anpst		reg, imm	-	2	2	2	2			
tion/s		mem, imm	8	EA + 4	E4 . 7 . T	FA . 4	EA + 10 + 2T			
Addi		mem, mm	16	EA + 4	EA + 7 + T	EA + 4	EA + 7 + T			
		acc, imm	-	2	2	2	2			
	ADD4S	ADD4S	dst-string,			8	6 + (15 + T)n	6 + (19 + 3T)n		_
		src-string	16							
ions	SUB4S	dst-string, 8 6 + (16 + T)n	8	6 + (16 + T)n	6 + (20 + 3T)n	_	_			
l in										
BCD Calculation Instructions	CMP4S dst-string	dst-string,	8	6 + (15 + T)n	6 + (18 + 2T)n	_	_			
ulati		src-string	16	0 + (15 + 1)n						
Sage	ROL\$	reg8	8	5	5	_	_			
1 28		mem8	16	EA + 5	EA + 8 + T	-	_			
	ROR4	reg8	8	5	5	_	_			
	110114	mem8	16	EA + 5	EA + 8 + T	_	_			
		reg8	-	2	2	-	_			
tel	INC	mem	8	EA + 3	EA + 7 + T	EA + 3	* EA + 10 + 2T			
Instr			16				EA + 7 + T			
nent		reg16	_	_		2	2			
ecrer		reg8	_	2	2	-	_			
ent/d	DEC	mem	8	EA + 3	EA + 7 + T	EA + 3	EA + 10 + 2T			
Increment/decrement Instructions			16			<u></u>	EA + 7 + T			
=		reg16	-	_	_	2	2			

- : Common 8-bit bus width and 16-bit bus width

Remarks n: 1/2 the number of BCD digits

Table 16-9 Clock Number (8/20)

Ę			÷	Byte Pro	ocessing	Word F	Processing	
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access	
_		reg8	-	11	11	15	15	
			8		5 T	EA + 16	EA + 21 + 2T	
		mem8	16	EA + 12	EA + 14 + T	EA + 10	EA + 18 + T	
	MULU	reg16	-	11	11	15	15	
			8			FA 46	EA + 21 + 2T	
		mem16 EA + 12 EA + 14 + T	EA + 14 + T	EA + 16	EA + 18 + T			
		reg8	_	10	10	14	14	
tions		mem8	8		_		EA + 20 + 2T	
struc			16	EA + 11	EA + 13 + T	EA + 15	EA + 17 + T	
- E		reg16	_	10	10	14	14	
licati		mem16	8		54 40 T		EA + 20 + 2T	
Multiplication Instructions			16	EA + 11	EA + 13 + T	EA + 15	EA + 17 + T	
	MUL	reg16, reg16', imm8/reg16, imm8	_	-	_	14	14	
		reg16,	8			EA + 15	EA + 20 + 2T	
		mem16, imm8	16	_	_	EA T 19	EA + 17 + T	
		reg16, reg16', imm16/reg16, imm16	_	_	_	14	14	
		reg16,	8			FA . 45	EA + 20 + 2T	
		mem16,	mem16,	mem16,	 	_	EA + 15	EA + 17 + T

- : Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (9/20)

no d			Width.	Byte Pro	cessing	Word Pro	ocessing
Instruction Group	Mnemonic	Operand	Bus Wi	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		reg8	8	15/62 + 10T	15/62 + 10T	23/57 + 10T	23/57 + 10T
			16	15/42 + 5T	15/42 + 5T	23/42 + 5T	23/42 + 5T
			8	EA + 16/63 + 10T	EA+18 +T/63+10T	EA + 24/58 + 10T	EA+30+2T/58+10T
		mem8	16	EA + 16/43 + 5T	EA+ 18+ T/63+5T	EA + 24/43 + 5T	EA+26+T/43+5T
	DIVU	40	8	15/62 + 10T	15/62 + 10T	23/57 + 10T	23/57 + 10T
		reg16	16	15/42 + 5T	15/42 + 5T	23/42 + 5T	23/42 + 5T
Division Instructions			8	EA + 16/63 + 10T	EA+18+T/63+10T	EA + 24/58 + 10T	EA+30+2T/58+10T
nstru		mem16	16	EA + 16/43 + 5T	EA+18+T/63+5T	EA + 24/43 + 5T	EA+26+T/43+5T
ion		0	8	17/64 + 10T	17/64 + 10T	25/59 + 10T	25/59 + 10T
i Š		reg8	16	17/44 + 5T	17/44 + 5T	25/44 + 5T	25/44 + 5T
	DIV	mem8	8	EA + 18/65 + 10T	EA+20+T/65+10T	EA + 26/60 + 10T	EA+31+2T/60+10T
			16	EA + 18/45 + 5T	EA+20+T/45+5T	EA + 26/45 + 5T	EA+28+T/45+5T
			8	17/64 + 10T	17/64 + 10T	25/59 + 10T	25/59 + 10T
		reg16	16	17/44 + 5T	17/44 + 5T	25/44 + 5T	25/44 + 5T
		mem16	8	EA + 18/65 + 10T	EA+20+T/65+10T	EA + 26/60 + 10T	EA+31+2T/60+10T
1		memio	16	EA + 18/45 + 5T	EA+20+T/45+5T	EA + 26/45 + 5T	EA+28+T/45+5T
800	ADJBA		8	6	9	_	
Correction Instructions	AUJBA		16	9	•		
	ADJ4A			3	3		_
1 5	ADJBS		8	6	6	_	
ع ا	3		16	9	9		
a C	ADJ4S		_	3	3	-	
tion	CVTBD		-	18	18		_
Data Transformation	CVTBW			8	8	-	-
Trans	CVTBW			3	3	_	_
Deta	CVTWL			_		3	3

- : Common 8-bit bus width and 16-bit bus width

Remarks The right side of / occurs for adivide error.

Table 16-9 Clock Number (10/20)

5 ,			dth.	Byte Pr	ocessing	Word F	Processing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		reg, regʻ	-	3	3	3	3
			8			PA . 4	EA + 9 + 2T
Suc	,	mem, reg	16	EA + 4	EA + 6 + T	EA + 4	EA + 6 + T
tructi		sag mam	8		A	54.2	EA + 9 + 2T
n Ins	СМР	reg, mem	16	EA + 2	EA + 6 + T	EA + 2	EA + 6 + T
ariso		reg, imm	1-1	2	2	2	2
Comparison Instructions			8			FA . 4	EA + 9 + 2T
J		mem, imm	16	EA + 4	EA + 6 + T	EA + 4	EA + 6 + T
		acc, imm	1-1	2	2	2	2
<u> </u>		reg	1-1	2	2	2	2
aratio	NOT		8			5 A . O	EA + 10 + 2T
Complimentary Operation Instructions		mem	16	EA + 3	EA + 7 + T	EA + 3	EA + 7 + T
mentary Ope Instructions	NEG	reg	1-1	2	2	2	2
بة 1			8			EA + 3	EA + 10 + 2T
S		mem	16	EA + 3	EA + 7 + T	EM + 3	EA + 7 + T
		reg, reg'	1-1	3	3	3	3
		mem, reg	8		EA + 6 + T	EA + 4	EA + 9 + 2T
		/reg, mem	16	EA + 4	EATOTI		EA + 6 + T
	TEST	reg, imm	1-1	2	2	2	2
		•	8	EA + 4	EA + 6 + T	EA + 4	EA + 9 + 2T
su o		mem, imm	16	EA 7 7	20,404.		EA + 6 + T
truct		acc, imm-	1-1	2	2	2	2
l lis		reg, reg'	1-1	3	3	3	3
eratio			8	EA + 4	EA+7+T	EA + 4	EA + 10 + 2T
o a	•	mem, reg	16	EATT	E A 7 7 1		EA + 7 + T
Logical Operation Instructions			8	EA + 4	EA + 6 + T	EA + 4	EA + 9 + 2T
	AND	reg, mem	16	EA + +	EAT VT I		EA + 6 + T
		reg, imm	1-1	2	2	2	2
			8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		mem, imm	16	5M T T	5 0777		EA + 7 + T
		acc, imm	_	2	2	2	2

* 8 : 8-bit width

16: 16-bit width

94 — : Common 8-bit bus width and 16-bit bus width

■ 6427525 0066566 688 **■**

Table 16-9 Clock Number (11/20)

Feg. reg Fam. reg				_	Table 16-3 CR	ock Number (11/20)		
Part	r tion		_	idth•	Byte Pr	ocessing	Word F	Processing
OR Section Part of the last of the la	Instruc Gro	Mnemonic	Operand	Bus W			On-chip RAM access	Other than On-chip RAM access
OR Feet Fee			reg, reg'	1	3	3	3	3
OR Section			mam rag	8	EA . 4	F		EA + 10 + 2T
OR			mem, reg	16	EM + 4	EA+/+1	EA + 4	EA + 7 + T
OR 16			reg mem	8	54.0			EA + 9 + 2T
Teg, imm		OR	rag, mem	16	EA + 2	EA+6+1	EA + 2	EA + 6 + T
XOR Feg. mem 8			reg, imm		2	2	2	2
XOR Feg. mem 8	tions			8				EA + 10 + 2T
XOR Feg. mem 8	struci		mem, imm	16	EA + 4	EA+7+1	EA + 4	EA + 7 + T
XOR Feg. mem 8	e E		acc, imm	_	2	2	2	2
XOR Feg. mem 8	erati		reg, regʻ	1	3	3	3	3
XOR Feg. mem 8	l is		mem rea	8	EA . 4	54.7.7		EA + 10 + 2T
XOR	Logic	XOR	mom, rog	16	EA + 4	EA+/+1	EA + 4	EA + 7 + T
XOR 16 EA + 6 + T reg, imm — 2 2 mem, imm 8 EA + 4 EA + 7 + T EA + 4 acc, imm — 2 2 2 reg8, CL — 3 3 3 mem8, CL 8 EA + 4 EA + 6 + T EA + 4 EA + 9 + 2T EA + 6 + T EA + 6 + T EA + 6 + T			rea mem	8	FA . 2	54 . 6 . 7		EA + 9 + 2T
mem, imm 8 EA + 4 EA + 7 + T EA + 4 EA + 4 EA + 10 + 2T acc, imm 2 2 2 2 reg8, CL 3 3 3 3 mem8, CL 8 EA + 4 EA + 6 + T EA + 4 EA + 9 + 2T EA + 6 + T			reg, mem	16	EA + 2	EA+6+1	EA + 2	EA + 6 + T
mem, imm EA + 4 EA + 7 + T EA + 4 EA + 7 + T EA + 4 EA + 7 + T acc, imm — 2 2 2 2 reg8, CL — 3 3 3 mem8, CL 8 EA + 4 EA + 6 + T EA + 4 EA + 9 + 2T EA + 6 + T			reg, imm	1	2	2	2	2
16 EA + 7 + T acc, imm — 2 2 2 reg8, CL — 3 3 3 mem8, CL 8/16 EA + 4 EA + 6 + T EA + 4 EA + 9 + 2T EA + 6 + T EA + 6 + T EA + 6 + T			mem imm	8	EA + 4	EA . 7 . T	EA . 4	EA + 10 + 2T
reg8, CL — 3 3 3 3 3 3				16	7	24771	EA + 4	EA + 7 + T
mem8, CL			acc, imm	_	2	2	2	2
mem8, CL EA + 4 EA + 6 + T EA + 4 EA + 6 + T			reg8, CL	_	3	3	3	3
16 EA + 6 + T			mem8. CL	8	FA + A	FAAGAT	FA + 4	EA + 9 + 2T
Test1 Test2 Test3 Test3 Test4 Test4 Test4 Test4 Test4 Test5 Test			, 02	16		277071		EA + 6 + T
TEST1 mem16, CL 8	500		reg16, CL	-	3	3	3	, 3
TEST1 TE	itruct		mem16. CL	8	EA + 4	FA+6+T	FA + 4	EA + 9 + 2T
reg8, imm3 — 2 2 2 2 2 2 2 2	a n	TEST1		16	-		EA T T	EA + 6 + T
mem8, imm3	ulatio		reg8, imm3	_	2	2	2	2
151	Aanip		mem8, imm3	8	EA + 4	EA+6+T	EA + 4	EA + 9 + 2T
	Bit			16				EA + 6 + T
reg16, imm3 — 3 3 3			reg16, imm3		3	3	3	3
mem16, imm3			mem16, imm3		EA + 4	EA+6+T	EA + 4	EA + 9 + 2T
. 16 EA + 6 + T		•						EA + 6 + T

- : Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (12/20)

٤ _			÷.		ocessing	Word P	rocessing
Instruction Group	Mnemonic	Operand	Bus Width•	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		reg8, CL	_	3	3	3	3
		mem8, CL	8			EA . 4	EA + 10 + 2T
			16	EA + 4	EA + 7 + T	EA + 4	EA + 7 + T
		reg16, CL	_	3	3	3	3
			8			5A . 4	EA + 10 + 2T
		mem16, CL	16	EA + 4	EA + 7 + T	EA + 4	EA + 7 + T
	NOT1	reg8, imm3	-	2	2	2	2
			8		EA + 7 + T	EA + 4	EA + 10 + 2T
		mem8, imm3	16	EA + 4	EA+/+1	EATT	EA + 7 + T
		reg16, imm4	_	3	3	3	3
9.0			8		EA + 7 + T	EA + 4	EA + 10 + 2T
Bit Manipulation Instructions		mem16, imm4	16	EA + 4	EA+/+1	EA + 4	EA + 7 + T
l n		CY	_	2	2	2	2
ulatic		reg8, CL	_	3	3	3	3
Aanip			8	EA . 4	EA + 7 + T	EA + 4	EA + 10 + 2T
1 2		mem8, CL	16	EA + 4	EAT/T.		EA + 7 + T
		reg16, CL	_	3	3	3	3
		16 Cl	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		mem16, CL	16	EAT 7	20,7,7,		EA + 7 + T
	CLR1	reg8, imm3	_	2	2	2	2
		mem8, imm3	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		memo, mms	16				EA + 7 + T
	1	reg16, imm4	_	3	3	3	3
		mem16, imm4	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
		mem to, min	16				EA + 7 + T
		CY	_	2	2		2
		DIR	_	2	2	2	2

-: Common 8-bit bus width and 16-bit bus width

Table 16-9 Clock Number (13/20)

<u></u>					ock Number (13/20)		
			igth	Byte Pro	ocessing	Word P	rocessing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		reg8, CL	_	3	3	3	3
		mem8, CL	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
			16				EA + 7 + T
		reg16, CL	_	3	3	3	3
_		mem16, CL	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
ctions			16		LAT/TI	EA + 4	EA + 7 + T
nstru	SET1	reg8, imm3	_	2	2	2	2
Bit Manipulation Instructions		mem8, imm3	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
pulat		mems, imm3	16	2.7.4	LAT/TI	EA + 4	EA + 7 + T
Man		reg16, imm4	_	3	3	3	3
ä		mem16, imm4	8	EA + 4	EA + 7 + T	EA + 4	EA + 10 + 2T
			16	20,77	EAT/TI	20.74	EA + 7 + T
		CY	_	2 .	2	2	2
		DIR	_	2	2	2	2
		mem	8	EA + 8 + 3n + T	EA + 8 + 3n + T	EA + 11 + 3n + 2T	EA + 11 + 3n + 2T
	всн		16	EA + 8 + 3n + T	EA + 8 + 3n + T	EA + 8 + 3n + T	EA + 8 + 3n + T
		reg	_	4 + 3n	4 + 3n	4 + 3n	4 + 3n
		reg, 1	_	3	3	3	3
		mem, 1	8	EA + 3	EA + 7 + T	EA + 3	EA + 10 + 2T
2		,	16				EA + 7 + T
ructio		reg, CL		5 + n	5 + n	5 + n	5 + n
Shift Instructions	SHL	mem, CL	8	EA + 5 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
Shif			16				EA + 8 + T + n
		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
		mem, imm8	8	EA + 6 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
			16				EA + 8 + T + n

* 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

Remarks Number of shifts (n in a bit manipulation instruction indicates the bit number searched.)

Table 16-9 Clock Number (14/20)

5			<u>۽</u>	Byte Pro	ocessing	Word P	rocessing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
=		reg, 1	_	3	3	3	3
			. 8			5.4 0	EA + 10 + 2T
	:	mem, 1	16	EA + 3	EA + 7 + T	EA + 3	EA + 7 + T
		reg, CL	_	5 + n	5 + n	5 + n	5 + n
	SHR		8				EA + 11 + 2T + n
		mem, CL	16	EA + 5 + n	EA+8+T+n	EA + 6 + n	EA + 8 + T + n
		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
ions			8			54 . 6	EA + 11 + 2T + n
SHift Instructions		mem, imm8	16	EA + 6 + n	EA + 8 + T + n	EA + 6 + n	EA + 8 + T + n
i i		reg, 1	_	3	3	3	3
8	SHRA	mem, 1	8		5A . 7 . T	5A . 3	EA + 10 + 2T
			16	EA + 3	EA + 7 + T	EA + 3	EA + 7 + T
		reg, CL	-	5 + n	5 + n	5 + n	5 + n
			8		FA . O . T . o	EA + 6 + n	EA + 11 + 2T + n
		mem, CL	16	EA + 5 + n	EA + 8 + T + n	EATOTII	EA + 8 + T + n
		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
			8	54.0	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
		mem, imm8	16	EA + 6 + n	EA+O+I+II		EA + 8 + T + n
		reg, 1	-	3	3	3	3
			8	EA+3	EA + 7 + T	EA + 3	EA + 10 + 2T
١,	,	mem, 1	16	EA+3	CATITI		EA + 7 + T
etructions		reg, CL	-	5 + n	5 + n	5 + n	5 + n
	ROL	mam Cl	8	EA + 5 + n	EA + 8 + T + n	EA + 6 + n	EA + 11 + 2T + n
of etero		mem, CL	16				EA + 8 + T + n
Ì		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
		mem, imm8	8	EA+6+n	EA + 8 + T + n	EA + 6 + n	EA + 11 + 2T + n
		mem, mimo	16	l l			EA + 8 + T + n

8 : 8-bit width
 16 : 16-bit width

- : Common 8-bit bus width and 16-bit bus width

Remarks Number of shifts

98

■ 6427525 0066570 009 **■**

Table 16-9 Clock Number (15/20)

tion T			idth.	Byte Pr	ocessing	Word F	Processing
Instruction Group	Mnemonic	Operand	Bus Width*	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		reg, 1	_	3	3	3	3
		mem, 1	8	EA + 3	EA + 7 + T	EA + 3	EA + 10 + 2T
			16		ZAT/TI	EA + 3	EA + 7 + T
		reg, CL	-	5 + n	5 + n	5 + n	5 + n
	ROR	mem, CL	8	EA + 5 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
		mem, CL	16	EA TOTII	EATOTITI	EA + 0 + n	EA + 8 + T + n
		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
		mem, imm8	8	EA + 6 + n	EA + 8 + T + n	EA + 6 + n	EA + 11 + 2T + n
			16	2717071	24,041411		EA + 8 + T + n
		reg, 1	-	3	3	3	3
	ROLC	mem, 1	8	EA + 3	EA + 7 + T	EA + 3	EA + 10 + 2T
5			16	20	LAT/TI	EM+3	EA + 7 + T
uctio		reg, CL	_	5 + n	5 + n	5 + n	5 + n
Rotate Instructions		mem, CL	8	EA + 5 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
otate			16		EAT VT I TI		EA + 8 + T + n
"		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
.		mem, imm8	8	EA+6+n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
			16		24101111	ERTOTII	EA + 8 + T + n
		reg, 1	-	3	3	3	3
		mem, 1	8	EA + 3	EA + 7 + T	EA + 3	EA + 10 + 2T
			16		- A		EA + 7 + T
		reg, CL	_	5 + n	5 + n	5 + n	5 + n
	RORC	mem, CL	8	EA + 5 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
			16				EA + 8 + T + n
		reg, imm8	_	5 + n	5 + n	5 + n	5 + n
		mem, imm8	8	EA + 6 + n	EA+8+T+n	EA + 6 + n	EA + 11 + 2T + n
			16				EA + 8 + T + n

- : Common 8-bit bus width and 16-bit bus width

Remarks Number of shifts

99

■ 6427525 0066571 T45 ■

Table 16-9 Clock Number (16/20)

io d			th.	Byte Pro	ocessing	Word P	rocessing
Instruction Group	Mnemonic	Operand	Bus Width *1	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
			8				19 + 2T
	-	near-proc	16	-	<u> </u>		16 + T
			8				18 + 2T
		regptr16	16		_	_	15 + T
ĺ			8			EA + 19 + 2T	EA + 24 + 4T
Su	CALL	memptr16	16	_	_	EA + 16 + T	EA + 18 + 2T
ructio			8				29 + 4T
Inst	ļ	far-proc	16	_	_		23 + 2T
Subroutine Control Instructions	:		8			EA + 32 + 4T	EA + 44 + 8T
ne C	İ	memptr32	16		-	EA + 26 + 2T	EA + 32 + 4T
prout			8				18 + 2T
Sul	RET		16	_	_		15 + T
			8		·		19 + 2T
		pop-value	16		_	_	16 + T
			8				26 + 4T
		*2	16	_	_	_	20 + 2T
			8				27 + 4T
		pop-value*2	16				21 + 2T
			8		_	EA + 7	EA + 13 + 2T
_		mem16	16	 .			EA + 10 + T
tions		reg16	_	-		_	7
lastruk		sreg	_	_	_	_	7
l io	PUSH	xsreg/VPC	_	_	_		7
Stack Manipulation Instructions	FUSH	P\$W	_	_		_	6
Man		R	8	_	_	_	57 + 14T
Stack			16				36 + 7T
"		imm8	_	_	_	_	6
		imm16	_	_	_	-	6

• 1. 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

2. Indicates outside the segment.

Remarks n: Number of shifts

100

■ 6427525 0066572 981 **■**

Table 16-9 Clock Number (17/20)

tion P			th•1	Byte Pro	ocessing	Word F	Processing
Instruction Group	Mnemonic	Operand	Bus Width*1	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		mem16	8			EA + 13 + 2T	EA + 14 + 2T
		memio	16		_	EA + 10 + T	EA + 11 + T
		reg16	8				10 + 2T
		regio	16	_		_	7 + T
s s			8				10 + 2T
Stack Manipulation Instructions	PUSH	sreg	16	_	_	_	7 + T
n In	FUSH	wara a A/PC	8				10 + 2T
latio		xsreg/VPC	16	_	_	_	7 + T
anip		PSW	8	8			11 + 2T
왕		FSVV	16	_	_		8 + T
Š		R	8				76 + 16T
		n	16			_	52 + 8T
	PREPARE*2	imm16, imm8	-	_	_	_	9
l	DISPOSE		8				10 + 2T
	5.0. 502		16	_	_		7 + T
		near-label	_	_	_	_	9
		short-label	ı	_	-	_	9
ions		regptr16	_	-	-	-	8
Branch Instructions	BR	memptr16	8			EA + 9	EA + 14 + 2T
유			16			EATJ	EA + 11 + T
Bran		far-label	_	_	-	_	9
		memptr32	8		_	EA + 12	EA + 24 + 4T
			16			6073 T 166	EA + 18 + 2T

• 1. 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

2. Indicates when imm8 = 0. The following occurs when imm8 \geq 1.

) p	REPARE	imm16, imm8		 _	15+2T+(16+4T)n
	TIET AILE	· I	6		14 + (12 + T)n

101

■ 6427525 OO66573 **818** ■

Table 16-9 Clock Number (18/20)

no d			idth	Byte Pro	ocessing	Word Pr	ocessing
Instruction Group	Mnemonic	Operand	Bus Width	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
	BV	short-label	_	_		9/3	9/3
	BNV	short-label	_	_	_	9/3	9/3
	BC/BL	short-label	-	_		9/3	9/3
	BNC/BNL	short-label	_	_	_	9/3	9/3
	BE/BZ	short-label	_	_	-	9/3	9/3
	BNE/BNZ	short-label		_		9/3	9/3
	BNH	short-label	_	_	_	9/3	9/3
	вн	short-label	-	_	-	9/3	9/3
Conditional Branch Instructions	BN	short-label	_	_	_	9/3	9/3
nstru	ВР	short-label	_		_	9/3	9/3
ا چ	BPE	short-label	-	_		9/3	9/3
Brar	вро	short-label	_	-	-	9/3	9/3
tiona	BLT	short-label	_	<u>•</u>	_	9/3	9/3
puo	BGE	short-label	_	_		9/3	9/3
	BLE	short-label	_	_		9/3	9/3
	BGT	short-label	_	_	_	9/3	9/3
	DBNZNE	short-label	-	_	_	10/5	10/5
	DBNZE	short-label	_		_	10/5	10/5
	DBNZ	short-label	-		_	10/5	10/5
	BCWZ	short-label	_		-	10/5	10/5
	PTC! P	sfr, imm3	8		21/14	, 	_
	BTCLR	short-label	16				
	BTCLRL	sfr, imm3	8		20/13	_	_
	BICERE	short-label	16	_			

-: Common 8-bit bus width and 16-bit bus width

102

■ 6427525 0066574 754 **■**

Table 16-9 Clock Number (19/20)

tion			₽ •	Byte Pro	ocessing	Word Pr	ocessing
Instruction Group	Mnemonic	Operand	Bus Width*1	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
		3	8				50 + 10T
	BRK*2		16				36 + 4T + t
	DIK 2	imm8 (≠3)	8	_	_		52 + 10T
		1111110 (#3)	16		-		38 + 4T + t
Interrupt Instructions	BRKV*2		8		_		51 + 10 T
Instru			16				37 + 4T + t
rg pt	RETI		8			_	28 + 4T
Inter			16				22 + 2T
	RETRBI		_		_	_	9
	FINT			3	3	3	3
	CHKIND*3		8	_	_	EA + 11	EA + 21 + 4T
			16				EA + 15 + 2T
.,	BRKCS	reg16	_	_	_	12	12
	TSKSW	reg16	_	_		13	13
	HALT	<u> </u>	_	_	_	_	_
ions	STOP		-	_	_		_
struct	IDLE		_	_	_	_	_
CPU Control Instructions	POLL		_	_	_		_
Conto	DI		_	3	3	3	3
5	EI		<u> -</u>	3	3	3	3
	BUSLOCK		_	0 to 1	0 to 1	0 to 1	0 to 1

- * 1. 8 : 8-bit width
 - 16: 16-bit width
 - : Common 8-bit bus width and 16-bit bus width
 - 2. For BRK = 1, 50 + 10T are added for an 8-bit bus width, and 34 + 4T are added for a 16-bit bus width.
 - 3. When (mem32) > reg16 or when (mem32 + 2) < reg16, 50 + 10T are added for an 8-bit bus width, and 34 + 4T + t are added for a 16-bit bus width.
 - 4. Register bank switching instruction

Remarks When $T \ge 2$, t = T - 1

103

-- 6427525 0066575 690 **--**

Table 16-9 Clock Number (20/20)

, <u>o</u> ,			-	Byte Pro	ocessing	Word F	Processing
Instruction Group	Mnemonic	Operand	Bus Width*1	On-chip RAM access	Other than On-chip RAM access	On-chip RAM access	Other than On-chip RAM access
			8				50 + 10T
		fp-op	16	_	_	_	36 + 4T + t
ions	FPO1		8				EA + 50 + 10 T
Struct		fp=op, mem	16		_	_	EA + 36 + 4T + t
CPU Control Instructions			8				50 + 10T
Cont		fp-op	16		_	_	36 + 4T + t
2	FPO2		8				EA + 50 + 10 T
		fp=op, mem	16	_	_	_	EA + 36 + 4T + t
	NOP		_	4	4	4	4
			8		9/54 ÷ 10T*3		_
*2	RSTWDT	imm8, imm8'	16		9/40 + 4T + t*3	_	
*4			_	0 to 1	0 to 1	0 to 1	0 to 1
	оноит	imm16	_	-	_	_	_
•5	оноит	imm16	_	-	-		
	QTIN	imm16	_	_	_		

• 1. 8 : 8-bit width

16: 16-bit width

- : Common 8-bit bus width and 16-bit bus width

- 2. Watchdog timer manipulation instructions
- 3. From /, word processing is performed for a data error.

When $T \ge 2$, t = T - 1

4. Segment override prefix (DS :, DS1 :, PS :, SS :)

Expansion segment override prefix (DS2 :, DS3 :)

Override prefix (IRAM :) for accessing the register file space.

5. Queue manipulation instructions

16.3 LIST OF THE II	NSTRUCTION S	SET
---------------------	--------------	-----

16.3	LIST	OF 1	THE	INST	RUC	TION	I SET															
	Z																					
	S			_		_																
Flag	-			-		-															<u> </u>	
_	>									\dashv												
	AC CY									_												
	▼	-																				
	Operation	reg←reg'	(mem)←reg	reg←(mem)	(mem)←imm	reg←imm	When W = 0, AL←(dmem) When W = 1, AH←(dmem + 1), AL←(dmem)	When W = 0, (dmem)← AL When W = 1, (dmem + 1)←AH, (dmem)←AL	sreg←reg16 sreg : SS, DS0, DS1	xsreg←reg16 xsreg: DS2, DS3	sreg←(mem16) sreg : SS, DS0, DS1	xsreg←(mem16)	reg16←sreg	reg16←xsreg	(mem16)←sreg	(mem16)←xsreg	reg16←(mem32) DS0←(mem32+2)	reg16←(mem32) DS1←(mem32+2)	reg16←(mem32)	DS2←(mem32+2)	reg16←(mem32)	DS3←(mem32+2)
190	aya ImuN	2	2 to 4	2 to 4	3 to 6	2 to 3	8	m	2	2	2 to 4	2 to 4	2	2	2 to 4	2 to 4	2 to 4	2 to 4	3 40 5		3 40 6	2
ode	76543210	11 reg regʻ	mod reg mem	mod reg mem	mod 0 0 0 mem				110 sreg reg	111 xsreg reg	mod 0 sreg mem	mod 1 xsreg mem	110 sreg reg	111 xsreg reg	mod 0 sreg mem	mod 1 xsreg mem	mod reg mem	mod reg mem	00111110		0110110	
Operation Code	76543210	W1010001	1000100W	10001W	1100011W	1 0 1 1 W reg	1010000W	1010001W	10001110	10001110	10001110	10001110	10001100	10001100	10001100	10001100	1100011	11000100	00001111	mod reg mem	00001111	тей пед тет
	Operand	reg, reg	mem, reg	reg, mem	mem, imm	reg, imm	acc, dmem	dmem, acc	sreg, reg16	xsreg, reg16*	sreg, mem16	xsreg, mem16*	reg16,sreg	reg16, xsreg*	mem16, sreg	mem16, xsreg*	DS0, reg16, mem32	DS1, reg16, mem32	DS2, reg16*	mem32	DS3, reg16*	mem32
	Mnemonic			-								AOM										
uo	istructi quos	,,								noitor	ntenl	1912r	iBiT 6	isO								

Instruction added to the instructions of V25 and V35.

	<u> </u>	Operation Code		et/ nedn	Operation			<u>.</u>	-
Operand 7 6 5 4 3	6543	210	76543210	nuN Nur		AC CY	>	٦	Z S
AH, PSW 1001111	0 0 1			-	AH←S, Z, F1, AC, F0, P, IBRK, CY				
PSW, AH 100111	0 0 1	1.0		-	S, Z, F1, AC, F0, P, IBRK, CY←AH	×		×	×
reg16, mem16 100011	0 0 0	0.1	mod reg mem 2	2 to 4	reg16←mem16				-
src-table 110101	101	1.1			AL←(BW + AL)				
reg, reg' 100001	0001	1 W	11 reg reg	2	reg↔reg'	_			\neg
mem, reg 1000011W	0	١w	mod reg mem 2	2 to 4	(mem)t→reg				
10010	0 1 0	reg		-	AW↔reg16				1
000011	0 0	11	00100101	2	New register bank SS, SP + Old register bank SS, SP				
110000	0 0	1.1	1010101	~					
11111	1111	reg		,					
01100101	-	1		-	While CW ≠ 0, the primitive block transfer instruction of the continuing byte is executed, and CW is decremented (-1). If there is a hold interrupt it is processed. When CY ≠ 1, it leaves the loop.				
011001	11001	0.0		1	Same as above. When CY \neq 0, it leaves the loop.				
1111001		-		-	While CW ≠ 0, the primitive block transfer instruction of the continuing byte is executed, and CW is decremented (-1). If there is a hold interrupt it is processed. If the primitive clock transfer instruction is CMPBK or CMPM, it leaves the loop when Z ≠ 1.				
111100	1.1	10		-	Same as above. When Z ≠ 0, it leaves the loop.				

* 1. For the TRANS instruction, the operand can be abbreviated. For the TRANSB instruction, there is no operand.

2. Instruction added to the instructions of V20 and V20

106

■ 6427525 0066578 3TT **■**

		Operation Code	n Code	per			Flag		
Mnemonic	Operand	76543210	76543210	NB muN	Operation	AC CY V	-	S	2
MOVBK	3,001A. 6 m f			•	When W = 0, (IY)←(IX) DIR = 0: IX←IX + 1, IY←IY + 1 DIR = 1: IX←IX - 1, IY←IY - 1				
MOVBKW*	src-block	1010010W		_	When W = 1, (IY + 1, IY)(IX + 1, IX) DIR = 0: IX←IX + 2, IY←IY + 2 DIR = 1: IX←IX - 2, IY←IY - 2				
СМРВК	40014				When W = 0, (IY) - (IX) DIR = 0: IX←IX + 1, IY←IY + 1 DIR = 1: IX←IX - 1, IY←IY - 1				
CMPBKB*	dst-block	1010011W		-	When W = 1, (IY + 1, IY) – (IX + 1, IX) DIR = 0: IX←IX + 2, IY←IY + 2 DIR = 1: IX←IX – 2, IY←IY – 2	×	×	× .	K
СМРМ				•	When W = 0, AL – (IY) DIR = 0, IY←IY + 1; DIR = 1, IY←IY – 1)	,	,
CMPMB*	dst-block	101011W			When W = 1, AW – (IY + 1, IY) DIR = 0, IY←IY + 2; DIR = 1, IY←IY – 2	<			
LDM		1			When W = 0, AL←(IX) DIR = 0, IX←IX + 1; DIR = 1, IX←IX - 1		-		
LDMB*	src-block	W 0 1 0 1 0 1		-	When W = 1, AW + (IX + 1, IX) DIR = 0, IX + 2; DIR = 1, IX←IX – 2				
STM				•	When W = 0, (IY)←AL DIR = 0, IY←IY + 1; DIR = 1, IY←IY - 1				
STMB* STMW*	dat-block			-	When W = 1, AW - (IY + 1, IY)←AW DIR = 0, IY←IY + 2; DIR = 1, IY←IY - 2				

Instruction added to the instructions of V20 and V30.

qui			Operation Code		19dr	o proposition (Flag		
uniant Gro	Mnemonic	Operand	76543210	76543210	NuN		AC CY	>	S	Z
		č	00001111	00110001	~	12 his field. AW				
	•	regs, regs	11 reg' reg		,	AAC>01011101-01				
noise	2		00001111	00111001	•	18 his field. AW				
		regs, imm	11000 reg		•					
BM bi		0	00001111	00110011	۰	AW. 12 his finite				
		regs, regs	11 reg'reg		,	AVK-10-DIL IIBIU				
8	נא		00001111	00111011	•	AW. 40 Lis ff. 41				
		regs, imm4	11000 reg		•	AVY←10-DIT IIBIG				
		acc, dmem	1110010W		2	When W = 0, AL←(imm8) When W = 1, AH←(imm8 + 1), AL←(imm8)				-
suctions ctions	2	acc, DW	1110110W		-	When W = 0, AL←(DW) When W = 1, AH←(DW + 1), AL←(DW)			<u> </u>	
tuqni unseri	0117	imm8, acc	1110011W		2	When W = 0, AL←(imm8) When W = 1, AH←(imm8+ 1), AL←(imm8)			ļ	
	5	DW, acc	1110111W			When W = 0, (DW)←AL When W = 1, (DW+1)←AH, (DW)←AL				
SUC	• 2	dst-block	300		•	When W = 0, (IY)←(DW) DIR = 0: IY←IY + 1; DIR = 1: IY←IY - 1			 	
ve inpur structio		Ma			-	When W = 0, (IY + 1, IY)←(DW + 1, DW) DIR = 0: IY←IY + 2; DIR = 1: IY←IY - 2			<u> </u>	
itimi19 Il tuqtuo	OUTM	DW,	W110110		-	When W = 0, (DW)←(iX) DIR = 0: IX←IX + 1; DIR = 1: IX←IX - 1				
2/		src-block			-	When W = 0, (DW + 1, DW)←(IX + 1, IX) DIR = 0: IX←IX + 2; DIR = 1: IX←IX - 2				

When IBRK = 0, a software interrupt is automatically generated and the instruction is not executed.

108

■ 6427525 0066580 TS8 **■**

	. 1	. 1	. Т	1	. 1	. 1		. 1	<u>, 1</u>															Τ	T
	7	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
	S	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
Flag	V	×	×	`	$\hat{\mathbf{x}}$	^	×	÷	Ŷ	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
	5	×	×	×	×	×	×	×	×	×	×	×	×	×	×	^	×	×	×	×	×	×	×	×	×
	일	+	×	×	×	×	×	×		-															
	Operation	× reg←reg + reg'	× (mem)+reg	reg←reg + (mem)	(mem)←reg + imm	reg←(mem) + imm	When W = 0, AL←AL + imm × When W = 1, AW←AW + imm	reg←reg + reg' + CY	(mem)+reg + CY ×	yeg←reg + (mem) + CY	(mem)←reg + imm + CY	reg←(mem) + imm + CY	When W = 0, AL←AL + imm + CY When W = 1, AW←AW + imm + CY	reg←reg – reg'	(mem)←(mem) – reg	reg←reg – (mem) ×	(mem)←reg – imm	reg←(mem) – imm	When W = 0, AL←AL - imm When W = 1, AW←AW - imm	reg←reg – reg' – CY	(mem)←(mem) – reg' – CY	reg←reg – (mem)' – CY	(mem)←reg – imm' – CY	reg←(mem) – imm' – CY	When W = 0, AL←AL - imm' - CY When W = 1, AW←AW - imm' - CY
ted	rya muM	2 reg	2 to 4 (me	2 to 4 reg	3 to 4 (me	3 to 6 reg	2 to 3 Wh	2 reg	2 to 4 (me	2 to 4 reg	3 to 4 (me	3 to 6 reg	2 to 3 Wh	2 reg	2 to 4 (me	2 to 4 reg	3 to 4 (me	3 to 6 reg	2 to 3 Wh	2 reg	2 to 4 (me	2 to 4 reg	3 to 4 (me	3 to 6 reg	2 to 3 Wh
	76543210	11 reg reg'	mod reg mem	mem ger bom	11000 reg	mod 0 0 0 mem		11 reg reg'	mod reg mem	mod reg mem 2	11010 reg	mod 0 1 0 mem		11 reg reg'	mod reg mem 2	mod reg mem 2	11101 reg	mod 1 0 1 mem	2	11 reg reg'	mod reg mem 2	mod reg mem 2	11011 reg	mod 0 1 1 mem	
Operation Code	76543210	0000001W	W0000000	W1000000	100000 sW	100001 sW	0000010W	W1001000	W0001000	W1001000	100000 t	100001 sW	0001010W	W:1 0 1 0 1 0 0	W0010100	W1010100	100000 sW	100000 sW	0010110W	W1011000	0001100W	W1011000	100000 sW	100000 sW	0001110W
	Operand	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'	mem, reg	reg, mem	reg. imm	mem, imm	acc, imm	reg, regʻ	mem, reg	гед, тет	reg, imm	mem, imm	acc, Imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm
	Mnemonic G	A A B D C C C C C C C C C C C C C C C C C C															208					و	2		

			Operation Code	Code	196			Flag	5		
itsunta guori	Mnemonic	Operand	76543210	76543210	Byte JmuN	Operation	AC CY	2	-	2 8	T T
1	ADD4S*1	(dst-string, src-string)	00001111	00100000	2	dst BCD string←dst BCD string + srv BCD string*2	×	2	5	×	
	SUB4S*1	(dst-string, src-string)	00001111	00100010	2	dst BCD string←dst BCD string - srv BCD string*2	×	3	-	× >	
*noi	CMP4S*1	(dst-string, src-string)	00001111	00100110	7	dst BCD string – srv BCD string*2	× ⊃	5	5	×	
natruc		reg8	00001111	00101000	က	AL AL order order					_
l no			11000 reg					4	\dashv	\dashv	Т
itoerto	ROL4	тет8	00001111	0010100	3 to 5	mem High Low AL (order order					
ns/u			mod 0 0 mem						-	-	
oitibb		reg8	00001111	00101010	က	reg High Low order order					
A			11000 reg						_		
	ROR4	mem8	00001111	00101010	3 to 5	mem High Low John					
			mem 0 0 pom								T
11		reg8	1111110	11000 reg	2	reg8←reg8 + 1	×	×	×	×	×
ue w	S N	mem	111111W	mod 0 0 pom	2 to 4	(mem)←(mem) + 1	×	×	×	×	×
anoek	uon:	reg16	01000 reg		1	reg16←reg16 + 1	×	×	×	×	×
oltne sunte	10.116	reg8	1111110	11001 reg	2	reg8←reg8 – 1	×	×	×	×	x
mən	DEC	mem	111111W	mod 0 0 1 mem	2 to 4	(mem)←(mem) – 1	×	×	×	×	×
ul		reg16	01001 reg		1	reg16←reg16 – 1	×	×	×	×	×

∹ ~i

The operand can be abbreviated.

The number of BCD digites, given by CL register, can be set between 1 and 254.

1				_ 1									
	7	<u> </u>									<u> </u>	0	<u> </u>
	S			<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		n	<u> </u>	<u> </u>
Flag	_			>		D.	>			<u> </u>	<u> </u>	ח	<u> </u>
"	>	×	×	×	×	×	×	×	×	×	×	×	×
	۲	×	×	×	×	×	×	×	×	×	×	×	×
	AC	_ >	>	>)	<u> </u>		2	ר	>	n
	Operation	AW/←AL × reg8 AH = 0: CY←0, V←0 AH ≠ 0: CY←1, V←1	AW←AL × (mem8) AH = 0: CY←0, V←0 AH ≠ 0: CY←1, V←1	DW, AW←AW × reg16 DW = 0: CY←0, V←0 DW ≠ 0: CY←1, V←1	DW, AW←AW × (mem16) DW = 0: CY←0, V←0 DW ≠ 0: CY←1, V←1	AW←AL × reg8 AH = AL sign expansion: CY←0, V←0 AH ≠ AL sign expansion: CY←1, V←1	AW←AL × (mem8) AH = AL sign expansion: CY←0, V←0 AH ≠ AL sign expansion: CY←1, V←1	DW, AW←AW × reg16 DW = AW sign expansion: CY←0, V←0 DW ≠ AW sign expansion: CY←1, V←1	DW, AW←AW × (mem16) DW = AW sign expansion: CY←0, V←0 DW ≠ AW sign expansion: CY←1, V←1	reg16←reg16` × imm8 Product ≦ 16 bits: CY←0, V←0 Product > 16 bits: CY←1, V←1	AW←AL × reg8 Product ≤ 16 bits: CY←0, V←0 Product > 16 bits: CY←1, V←1	AW←AL × reg8 Product ≦ 16 bits: CY←0, V←0 Product > 16 bits: CY←1, V←1	AW←AL × reg8 Product ≤ 16 bits: CY←0, V←0 Product > 16 bits: CY←1, V←1
190	λγ8 ImuM	2	2 to 4	2	2 to 4	2	2 to 4	2	2 to 4	2	3 to 5	2	4 to 6
	1 0	reg	pow	reg	рош	reg	шеш	reg	pom	regʻ	mem	regʻ	mem
	3 2				0	-	-	-	-		reg		ge.
1	2	110	mod 1 0 0	1 0	0 -	0 -	mod 1 0 1	0	10	reg		reg	
물	I	-	8	-	mod 1	-	8	-	mod 1	_	рош	11	mod
Operation Code	7		<u> </u>		<u> </u>		=		-			•	
arati	0	0	0	-	-	•	0	-	-	-	-	-	-
ő	2 1	-	-	-	-	1	-	-	-		0 1	0 0	0 0
	8	2	0 0	0 0	10	0	10	10	1 0	-	0 1	0	0 1
	LO.	-	-	-	-	-	-	-	_	-	-	-	_
	7 6	=	=	=	=	-	-	=	=	-	0	0	0 1
	Operand	reg8	mem8	reg16	mem16	reg8	mem8	reg16	mem16	reg16, (reg16',)* imm8	reg16, mem16, imm8	reg16, (reg16',)* imm16	reg16, mem16, imm16
	Mnemonic		1	MOLU	1.			1					· · · · · · · · · · · · · · · · · · ·
اس	istructi กแดงกิ	ud					enoitou	teni noit	soilgitluf	ν			

The Second operand can be omitted. When it is omitted, the same register as that specified by the first operand is specified.

Ė	_					ב								
	-	7)))	2	n n n n n									
	-	S		n n n	. <u>.</u> .	ກ ກ ກ ກ								
FIND	-	٩.												
_	- 1	>			٠ - ١									
	-	ζ V	ם כ) r								
		₹												
	Operation		temp←AW When temp + reg8 ≤ FFH AH←temp%reg8, AL←temp + reg8 When temp + reg8 > FFH (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	temp←AW When temp + (mem8) ≤ FFH AH←temp%(mem8), AL←temp + (mem8) When temp + (mem8) > FFH (SP − 1, SP − 2!←PSW, (SP − 3, SP − 4)←PS (SP − 5, SP − 6)←PC, SP←SP − 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	temp←DW, AW When temp + reg16 ≤ FFFFH When temp + reg16, AW←temp + reg16 When temp + reg16 > FFFFH (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 6, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	temp←DW, AW When temp + (mem16) ≤ FFFFH When temp + (mem16), AW←temp + (mem16) When temp + (mem16) > FFFFH (SP - 1, SP - 2)←PSW (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE ←0, BRK←0, PS←(3, 2), PC←(1, 0)								
4	et/ nbe	B Nun	2	2 to 4	8	2 to 4								
	Code	76543210	11110 reg	mod 1 1 0 mem	11110 reg	mod 1 1 0 mem								
	Operation Code	76543210	11110110	11110110	11110111	11110110								
	7	Operand	7.0g.88	mem8	reg16	mem 16								
		Mnemonic	DANG											
t		nonzeni non snoitzuntani noisivid beboo-noM												

_	_				
	7	2			n n
	S	ם ס	<u> </u>	ב ב	υ
Flag	۵		ה ה		ר
u.	>	n		ה ה	
	AC CY	n			U U
	¥	Ω		ם	
	Operation	temp←AW When temp + reg8 > 0 and temp + reg8 ≤ 7FH; or when temp + reg8 < 0 and temp + reg8 > 0 - 7FH - 1 AH←temp%reg8, AL←temp + reg8 > 0 - 7FH - 1 When temp + reg8 > 0 and temp + reg8 > 7FH; or when temp + reg8 > 0 and temp + reg8 ≥ 7FH; or when temp + reg8 < 0 - 7FH - 1 SP - 1, SP - 21←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←C, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	temp←AW When temp + (mem8) > 0 and temp + (mem8) ≤ 7FH; or When temp + (mem8) and temp + (mem8) > 0 - 7FH - 1 AH←temp%(mem8), AL←temp + (mem8) When temp + (mem8) > 0 and temp + (mem8) > 7FH; or When temp + (mem8) < 0 and temp + (mem8) ≤ 0 - 7FH - 1 (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	temp←DW, AW When temp + reg16 > 0 and temp + reg16 ≤ 7FFFH; or when temp + reg16 < 0 and temp + reg16 > 0 - 7FFFH - 1 DW←temp%reg16, AW←temp + reg16 DW←temp%reg16 > 0 and temp + reg16 > 0 - 7FFFH; or when temp + reg16 > 0 and temp + reg16 ≤ 0 - 7FFFH - 1 when temp + reg16 < 0 and temp + reg16 ≤ 0 - 7FFFH - 1 (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)	tempt—DW, AW When temp + (mem16) > 0 and temp + (mem16) ≤ 7FFH; or when temp + (mem16) and temp + (mem16) > 0 - 7FFH - 1 AH←temp%(mem16), AL←temp + (mem16) > 7FFH; or when temp + (mem16) < 0 and temp + (mem16) > 7FFH; or when temp + (mem16) < 0 and temp + (mem16) ≤ 0 - 7FFH - 1 (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 6)←PC, SP←SP - 6 IE←0, BRK←0, PS←(3, 2), PC←(1, 0)
J6	Ву се битр	~	2 to 4	~	2 to 4
25.45	7 8 8 4 3 2 1 0	111 188	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem
			11110110	1110111	11110111
	Operand	888	Hem8	reg16	mem16
	Momonic		enoitoutien	Coded Division	

	7	n	×	ס	×	×	×			×	×	×	×	×	×	Π	T	×	×
	S	n	×	n	×	×	×			×	×	×	×	×	×			×	×
Flag	۵	n	×	n	×	×	×			×	×	×	×	×	×			×	>
F	>	ס	D	n	n	n	n			×	×	×	×	×	×			×	>
	ζ	×	×	×	×	n	n			×	×	×	×	×	×			×	×
	AC	×	×	×	×	٩	۱۱			×	×	×	×	×	×			×	×
	Operation	When AL ∧ 0FH > 9 or AC = 1, AL←AL + 6 AH←AH + 1, AC←1, CY←AC, AL←AL ∧ 0FH	When AL ∧ 0FH > 9 or AC = 1 AL←AL + 6, AC←1 When AL > 9FH or CY = 1 AL←AL + 60H, CY←1	When AL ∧ 0FH > 9 or AC = 1 AL←AL - 6, AH←AH - 1, AC←1 CY←AC, AL←AL ∧ 0FH	When AL ∧ 0FH > 9 or AC = 1 AL←AL - 6, AC←1 When AL > 9FH or CY = 1 AL←AL - 60H, CY←1	AH←AH + 0AH, AL←AL%0AH	AL←AH×0AH+AL, AH←0	When AL < 80H, AH←0, for all other times AH←FFH	When AW < 8000H, DW←0, for all other times DW←FFFFH	reg – reg'	(mem)- reg	reg – (mem)	mm – ger	mem) – imm	When W = 0, AL - imm When W = 1, AW - imm	reg ← reg	(mem) – (mem)	reg← <u>řeg</u> + 1	(mem)←(mem) + 1
e Ted	ry8 muM	-	-	-	-	2	2	1	1	2	2 to 4	2 to 4	3 to 4	3 to 6	2 to 3	2	2 to 4	2	2 to 4
n Code	76543210					00001010	01010000			11 reg reg	mod reg reg	mem ger bom	11111 reg	mod 1 1 1 mem		11010 reg	mod 0 1 0 mem	11011 reg	mod 0 1 1 mem
Operation Code	76543210	00110111	00100111	00111111	00101111	11010100	110101011	10011000	10011001	W1011100	0011100W	0011101W	100000sw	100000SW	0011110W	1111011W	1111011W	1111011W	1111011W
	Operand									reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg	mem	reg	mem
	Mnemonic	ADJBA	AD34A	ADJBS	ADJ4S	CVTBD	CVTDB	CVTBW	CVTWL				CMP			TON		NEG	
di	วงาวะก มดาอิ		BCD Correction Instruction					•			S L	rison tions	edm ouns	o) Ini			z	•	

1. Data transformation instructions2. Complimentary operation instructions

	Z	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	L	l u	T ::
	S	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	-	×	×	×
_	4	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×		×	×	×	×
Flag	^	0	0	0	0	0	0	0	0	-	0	0	0	0	0	Ô	,	ô	÷	×	ô	ô	ô	Î
	CΛ	0	0	0	0	•	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	AC	5	n	n	5	5	5	5	'n	5	n	٠ ص	ח	ם	<u>۔</u>	'n	n	5	5	5	5	5	5	5
H	_						_		_	_	_		_						-	-	<u> </u>	_	<u> </u>	_
	Operation	reg > reg'	(mem) ^ reg	reg ^ imm	(mem) ^ imm	When W = 0, AL ^ imm When W = 1, AW ^ imm	reg←reg ∧ regʻ	(mem)←(mem) ∧ reg	reg←reg ∧ (mem)	reg←reg ∧ imm	(mem)←(mem) ∧ imm	When W = 0, AL←AL ∧ imm8 When W = 1, AW←AW ∧ imm16	reg←reg v reg'	(mem)←(mem) v reg	reg←reg v (mem)	reg←reg ∨ imm	(mem)←(mem) v imm	When W = 0, AL←AL ∨ imm8 When W = 1, AW←AW ∨ imm16	reg←reg v reg'	(mem)←(mem) v reg'	reg←reg v (mem)	reg←reg v imm	(mem)←(mem) v imm	When W = 0, AL←AL v imm8 When W = 1, AW←AW v imm16
1991	ty8 muM	┼	2 to 4	3 to 4	3 to 6	2 to 3	2	2 to 4	2 to 4	3 to 4	3 to 6	2 to 3	2	2 to 4	2 to 4	3 to 4	3 to 6	2-3	2	2 to 4	2 to 4	3 to 4	3 to 6	2 to 3
n Code	76543210	11 reg' reg	mod reg mem	11000 reg	mod 0 0 0 mem		11 reg reg'	mem feg mem	mem de pom	11100 reg	mod 1 0 0 mem		11 reg reg'	mem ges pom	mod reg mem	11001 reg	mod 0 0 1 mem		11 reg reg'	mod reg mem	mod reg mem	11110 reg	mod 1 1 0 mem	
Operation Code	76543210	1000010W	1000010W	W11101111	1111011W	101010 W	W1000100	001000W	W1000100	1000000W	1000000W	0010010W	W1010000	0000100W	W1010000	1000000W	100000W	0000110W	W1.001100	001100W	0011001W	100000W	1000000W	0011010W
	Operand	reg, reg'	mem, reg reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc,imm	reg, reg'	mem, reg	reg, mem	reg, imm	mem, imm	acc, imm
d	Mnemonic		TEST											D . O . O		5 oj 6 on					5	<u> </u>		

Flag	P S Z	× D	× D	×	> D	x n	n n	× ⊃	x n										
Ë	>	0	0	0	0	0	0	0	0										
	ζ	0	0	•	0	0	0	0	0										
	AC	Þ		D	ח	ם	n	ם	חַ										
•	Operation	reg8 bit NO.CL = 0 : Z←1 reg8 bit NO.CL = 1 : Z←0	(mem)8 bit NO.CL = 0 : Z←1 (mem)8 bit NO.CL = 1 : Z←0	reg16 bit NO.CL = 0 : Z←1 reg16 bit NO.CL = 1 : Z←0	(mem16) bit NO.CL = 0 : Z←1 (mem16) bit NO.CL = 1 : Z←0	reg8 bit NO.imm3 = 0 : Z←1 reg8 bit NO.imm3 = 1 : Z←0	(mem8) bit NO.imm3 = 0 : Z←1 (mem8) bit NO.imm3 = 1 : Z←0	reg16 bit NO.Imm4 = 0 : Z←1 reg16 bit NO.Imm4 = 1 : Z←0	(mem16) bit NO.imm4 = 0 : Z←1 (mem16) bit NO.imm4 = 1 : Z←0	reg8 bit NO.CL←reg8 bit NO.CL	(mem8) bit NO.CL←(mem8) bit NO.CL	reg16 bit NO.CL←reg16 bit NO.CL	(mem16) bit NO.CL←(mem16) bit NO.CL	reg8 bit NO.imm3←reg8 bit NO.imm3	(mem8) bit NO.imm3←(mem8) bit NO.imm4	reg16 bit NO.imm4←reg16 bit NO.imm3	(mem16) bit NO.imm4←(mem16) bit NO.imm4	1st byte = 0FH	
per	ty8 muN	က	3 to 5	ю	3 to 5	•	4 to 6	4	4 to 6	8	3 to 5	က	3 to 5	*	4 to 6	4	4 to 6	•	
Code	76543210	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	3rd byte *	
Operation Code	6543	001000	0000	0001	0001	1000	1000	1001	1000	0110	0110	0 1 1 1	0 1 1 1	1110	1110	1111	1111	2nd byte •	
_	,	°	-		-	-	-	<u> </u>	-				_				•	J	
	Operand	reg8, CL	mem8, CL	reg16, CL	mem16, CL	reg8, imm3	mem8, imm3	reg16, imm4	mem16, imm4	reg8, CL	тетв, СL	reg16, CL	mem16, CL	reg8, imm3	mem8, imm3	reg16, imm4	mem16, imm4		
	Mnemonic		<u> </u>		I							50							
	atructi					noitou	vieni n	oiseluq	insM 1	8									

■ 6427525 0066588 249 **■**

	Z																					Ţ
ſ	လ																					1
Flag	۵																		ļ			1
<u>.</u>	>	_	_				_												L			
	AC CY	_																	0	ļ	_	1
	¥	_		_	_	_														_		4
	Operation	reg8 bit NO.CL←0	(mem8) bit NO.CL←0	reg16 bit NO.CL←0	(mem16) bit NO.CL←0	reg8 bit NO.imm3←0	(mem8) bit NO.imm3←0	reg16 bi NO.lmm4←0	(mem16) bit NO.imm4←0	reg8 bit NO.CL←1	(mem8) bit NO.CL←1	reg16 bit NO.CL←1	(mem16) bit NO.CL←1	reg8 bit NO.imm3←1	(mem8) bit NO.imm3←1	reg16 bi NO.imm4←1	(mem16) bit NO.imm4←1	1st byte = 0FH	CY←0	DIR←0	CY←1	
per	ry8 muM	3	3 to 5	6	3 to 5	1	4 to 6 (4	4 to 6	8	3 to 5	8	3 to 5 (4	4 to 6 (+	4 to 6	+	-	-	-	
n Code	76543210	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	шеш 0 0 рош	11000 reg	mod 0 0 0 mem	11000 reg	mod 0 0 0 mem	11000 reg	mem 0 0 pom	11000 reg	mem 0 0 0 pom	11000 19	шеш 0 0 0 рош	3rd byte •				
Operation Code	76543210	00010010	0010	0 0 1 1	0011	1010	1010	101	1011	0100	0100	0101	0101	1100	1100	1101	110.1	2nd byte	11111000	11111100	11111001	
	Operand	reg8, CL	mem8, CL	reg16, CL	mem16, CL	reg8,imm3	mem8, imm3	reg16, imm4	mem16, imm4	reg8, CL	mem8, CL	reg16, CL	mem16, CL	reg8,imm3	тетв, ітт3	reg16, imm4	mem16, imm4		ბ	DiR	ζ	
d	Grou Grou Grou Grou Grou					CLR1	noita	n ne:	ut un	oll Ric	dius	21AJ 31		SET1					2	5		

•			Oneration Code	Code	190	•			riag		
quoi	Mnemonic	Operand		78543210	Byte	Operation	AC	AC CY V	Р	S	Z
9	-		01764691	0 : = 0 + 0 0 /	1		1	T	╀	╀	╀
T			00001111	00111100	•	•1• is searched for in order started from bit 0 of reg8, The bit NO searched first→CL			v u u u v		×
		7 6 08	11000 reg		,	If there is no "1" → Z = 1	_		\dashv	-	_
uoi	1		00001111	00111100	3 40 6	"I" is searched for in order started from bit 0 of (mem8) The bit NO searched first—Cl			ה ה ח		×
tion		3e38	mod 0 0 0 reg		0 0		\dashv		\dashv	-+	\dashv
Aanit struc	BSCH*		00001111	00111101	۰	"₁" is searched for in order started from bit 0 of reg16, The his NO searched first→Cl.			0 0 0 0		<u>×</u>
A sia		reg16	11000 reg		,	If there is no "1"→Z = 1	-		\dashv	+	\dashv
ı			00001111	00111101	3 00	"1" is searched for in order started from bit 0 of (mem16), The his NO searched first—Cl	_	ح	ח ח ח		<u>×</u>
		mem16	mod 0 0 0 reg		3	1	4		+	\dashv	+
noisel	онопт•	lmm16	00001111	01110000	4	The block queued header is removed, and the segment is stored in P2.		2	ח ח ח	-	×
uqinek sitouti	QOUT*	imm16	00001111	01110001	4	The queue block indicated by P2 is removed.	<u> </u>)	0 0 0 0	- 	<u>×</u>
A auc ani		imm16	00001111	01110010	1	The block indicated by P2 is queued in at the very end.	\dashv		\dashv	一	\dashv

* Instruction added to the instructions of V25 and V35.

Remarks P2: Parameter table (in the register file)

	<u></u> T	<u>, 1</u>			<u> </u>	u l	v	· ·	×	v		×	T u
	SZ	×	×	ׄ	×	× ×	×	×	×	×	×	×	×
_	_	×			×	×.		×				 	×
Flag	<u>a</u>	×	×	×	<u></u>	<u></u>	×		×	×	×	×	
	<u>></u>	. ×	×					×	×	×	<u> </u>	<u> </u>	<u> </u>
	AC CY	× 5	- <u>-</u> -	<u></u>	ŝ	×	×		^_	-î	ň	×	× >
	٧												
	Operation	CY←reg MSB, reg←reg × 2 When reg MSB ≠ CY, V←1 When reg MSB = CY, V←0	CY←(mem) MSB, (mem)←(mem) × 2 When (mem) MSB ≠ CY, V←1 When (mem) MSB = CY, V←0	While temp←CL and temp ≠ 0, the next operation repeats. CY←reg MSB, reg←reg × 2 temp←temp – 1	While temp←CL and temp ≠ 0, the next operation repeats. CY←(mem) MSB, (mem)←(mem) × 2 temp←temp − 1	While temp←lmm8 and temp ≠ 0, the next operation repeats. CY←reg MSB, reg←reg × 2 temp←temp − 1	While temp←imm8 and temp ≠ 0, the next operation repeats CY←(mem) MSB, (mem)←(mem) × 2 temp←temp − 1	CY←reg LSB, reg←reg + 2 reg MSB ≠ next bit of reg MSB: V←1 reg MSB = next bit of reg MSB: V←0	CY←(mem) LSB, (mem)←(mem) + 2 (mem) MSB ≠ next bit of (mem) MSB: V←1 (mem) MSB = next bit of (mem) MSB: V←0	While temp←CL and temp ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 temp←temp − 1	While temp←CL and temp ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 temp←temp – 1	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 temp←temp – 1	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 temp←temp - 1
Det	y8 MuM	7	2 to 4	7	2 to 4	6	3 to 5	7	2 to 4	2	2 to 4	ေ	3 to 5
	210	reg	mem	reg	шеш	De De	0 0 mem	769	mem	reg	0 1 mem	reg	mod1 0 1 mem
1	4.3	0	0 0	0	0 0	0	0	-	0 1	0 1	0 1	0 1	0 1
Code	765	1-1	mod1	=	mod1	-	mod1		mod1	111	mod1	111	mod 1
Operation Code	76543210	1101000W	110100W	W1001011	110101W	1100000W	1100000W	110100W	110100W	110101W	110101W	110000W	110000W
	Operand	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8	reg, 1	mem, 1	rag, CL	mem, CL	reg, imm8	mem, imm8
	Mnemonic				SHL		E IIODAN	vent find			X X		
uoi	รวมาระเ เนอาอิ	ul .					engital)	**=~! #!4;					

		×	×	×	×	×	×			ĺ			
	SZ	^ ×	÷	×	×	×	×				-	 	
	0, a.	×	×	×	×	×	×					 	
Flag	^	0	0	5	<u> </u>	D	n	×	×	ב	כ	5	5
	δ	×		×	x	x	×	×	×	×	×	×	×
	ACC	<u> </u>	5	5		כ	n					 	
┢	1 4									ed .	ø.	ei ei	si si
	Operation	CY←reg LSB, reg←reg + 2 The operand MSB does not change.	CY←(mem) LSB, (mem)←(mem) + 2 The operand MSB does not change.	While temp←CL and temp ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 temp←temp – 1 and the operand MSB does not change.	While temp←CL and temp ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 temp←temp − 1 and the operand MSB does not change.	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 temp←temp − 1 and the operand MSB does not change.	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 temp←temp − 1 and the operand MSB does not change.	CY←reg MSB, reg←reg × 2 + CY reg MSB ≠ CY: V←1 reg MSB = CY: V←0	CY←(mem) MSB, (mem)←(mem) × 2 + CY (mem) MSB ≠ CY: V←1 (mem) MSB = CY: V←0	While temp←CL and temp ≠ 0, the next operation repeats. CY←reg MSB, reg←reg × 2 + CY temp←temp − 1	While temp←CL and temp ≠ 0, the next operation repeats. CY←(mem) MSB, (mem)←(mem) × 2 + CY temp←temp − 1	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←reg MSB, reg←reg × 2 + CY temp←temp − 1	While temp←imm8 and temp ≠ 0, the next operation repeats. CY←(mem) MSB, (mem)←(mem) × 2 + CY temp←temp − 1
per Der	η ΜυΜ	2	2 to 4	2	2 to 4	8	3 to 5	2	2 to 4	7	2 to 4	3	3 to 5
1 Code	76543210	1111 reg	mod111 mem	11111 reg	mod 1 1 mem	11111 reg	mod 1 1 mem	11000 reg	mod0 0 0 mem	11000 reg	mod0 0 0 mem	11000 reg	mod 0 0 mem
Operation Code	76543210	110100W	110100W	W1001011	110101W	1100000W	1100000W	110100W	110100W.	110101W	110101W	110000W	1 1 0 0 0 0 W
	Operand	reg. 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8	reg, 1	mem, 1	reg, CL	mem, Ct.	reg, imm8	mem, imm8
q	Magmonic			enoit:	outself the	145				ructions 2	eni atato	.A	

	7							· · · · · ·	1	 	1
	S				,						
5	۵									 	
Flag	^	×	×	n	>	<u></u>	5	×	×	5	5
	ζ	×	×	×	×	×	×	×	×	×	×
	AC (
	Operation	CY←reg LSB, reg←reg + 2 reg MSB←CY reg MSB ≠ next bit of reg MSB: V←1 reg MSB = next bit of reg MSB: V←0	CY←(mem) LSB, (mem)←(mem) + 2 (mem) MSB←CY (mem) MSB ≠ next bit of (mem) MSB: V←1 (mem) MSB = next bit of (mem) MSB: V←0	While temp←CL and CL ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 reg MSB←CY temp←temp − 1	While temp←CL and CL ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 (mem) MSB←CY temp − 1	While temp←imm8 and CL ≠ 0, the next operation repeats. CY←reg LSB, reg←reg + 2 reg MSB←CY temp←T	While temp←imm8 and CL ≠ 0, the next operation repeats. CY←(mem) LSB, (mem)←(mem) + 2 (mem) MSB←CY temp←1	tmpcy←CY, CY←reg MSB reg←reg x 2 + tmpcy reg MSB ≠ CY: V←1 reg MSB = CY: V←0	tmpcy←CY, CY←(mem) MSB (mem)←(mem) × 2 + tmpcy (mem) MSB ≠ CY: V←1 (mem) MSB = CY: V←0	While temp←CL and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←reg MSB reg←reg x 2 + tmpcy temp←temp - 1	While temp←CL and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←(mem) MSB (mem)←(mem) × 2 + tmpcy temp←temp − 1
te Tedi	Num Mum	2	2 to 4	2	2	3	3 to 5	2	2 to 4	2	2 to 4
Code	76543210	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem	11001 reg	mod 0 0 1 mem	11010 reg	mod 0 1 0 mem	11010 reg	тод 0 1 0 тет
Operation Code	76543210	110100W	110100W	W1001011	W1001011	1100000W	110000W	110100W	110100W	110101W	110101W
	Operand	reg, 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8	reg, 1	mem, 1	reg, CL	mem, CL
1	Mnemonic				X O				C		
noi	omten uo10	e			8U	oitsuntenl e	statoR				

ļ	7								
					7				
	8								ļ
Flag	_								
"	<u> </u>			×	×	n n	ם י	>	>
-	<u>ن</u>	×	×	×	×	×	×	×	×
	₹								
Oneration	Character	While temp←lmm8 and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←reg MSB reg←reg × 2 + tmpcy temp←temp − 1	While temp←imm8 and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←(mem) MSB (mem)←(mem) × 2 + tmpcy temp←temp − 1	tmpcy←CY, CY←reg LSB reg←reg + 2 reg MSB←tmpcy reg MSB ≠ next bit of reg MSB: V←1 reg MSB = next bit of reg MSB: V←0	tmpcy←CY, CY←(mem) LSB (mem)←(mem) + 2 (mem) MSB←tmpcy (mem) MSB ≠ next bit of (mem) MSB: V←1 (mem) MSB = next bit of (mem) MSB: V←0	While temp←CL and CL ≠ 0, the next operation repeats. tmpcv←CY, CY←reg LSB reg←reg + 2 reg mpcy reg MSB←tmpcy temp←temp − 1	While temp←Ct and Ct ≠ 0, the next operation repeats. tmpcv←CY, CY←(mem) LSB (mem)←(mem) + 2 (mem) MSB←tmpcy temp←temp − 1	While temp←imm8 and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←reg LSB reg←reg + 2 reg MSB←tmpcy temp←temp − 1	While temp←imm8 and CL ≠ 0, the next operation repeats. tmpcy←CY, CY←(mem) LSB reg←reg + 2 (mem) MSB←tmpcy temp←temp − 1
16d n	8 Nun	က	3 to 5	2	2 to 4	8	2 to 4	æ	3 to 5
n Code	76543210	11010 reg	тод 0 1 0 тет	11011 199	mod 0 1 1 mem	11011 reg	mod 0 1 1 mem	11011 reg	mod 0 1 1 mem
Operation Code	76543210	1100000W	1 1 0 0 0 0 W	1101000W	1101000W	110101W	110101W	1100000W	1 1 0 0 0 0 0 W
	Operand	reg, imm8	mem, imm8	reg. 1	mem, 1	reg, CL	mem, CL	reg, imm8	mem, imm8
Mnemonic ROLC									
	Gra				SHOUSE	Rotate Instru			

■ 6427525 0066594 542 **■**

Flag	Uperation AC CY V P	C, SP←SP - 2	>←regptr16	- 2	- 4←}PC	.)PC												
Oneration		1 1	>←regptr16	1]	4←)PC	.)PC												
Constant		1 1	>←regptr16	1]	4←)PC	.)PC												
		(SP – 1, SP – 2)←PC, SP←SP PC←PC + disp	(SP – 1, SP – 2)←PC, SP←regptr16 SP←SP – 2	(SP – 1, SP – 2)←PC, SP←SP PC←(memptr16)	(SP – 1, SP – 2)←PC, (SP – 3, SP – SP←SP – 4 PC←seg, PC←offset	(SP – 1, SP – 2)←PS, (SP – 3, SP – 4←)PC SP←SP – 4 PC←(memptr32 + 2), PC←(memptr32)	PC←(SP + 1, SP) SP←SP + 2	PC←(SP + 1, SP) SP←SP + 2, SP←SP + pop-value	PC←(SP + 1, SP) PS←(SP + 3, SP + 2) SP←SP + 4	PC←(SP + 1, SP) PS←(SP + 3, SP + 2) SP←SP + 4, SP←SP + pop-value	(SP - 1, SP - 2)←(mem16) SP←SP - 2	(SP – 1, SP – 2)←reg16 SP←SP – 2	(SP – 1, SP – 2)←sreg SP←SP – 2	(SP - 1, SP - 2)←PSW SP←SP - 2	Push registers on the stack	(SP – 1, SP – 2)←imm Sign expansion when SP←SP – 2 and S = 1.	(SP - 1, SP - 2)←DS2 SP←SP - 2	CO 1 CD 21. DO24.00
ej Tadi	ry8 muN	+	2 8	2 to 4	50	2 to 4 S	- a.v.	ه ۳ ک	-	e 448	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2							
Code	76543210		11010 reg	mod 0 1 0 mem		тод 0 1 0 тет			·		mod 1 1 0 mem						00111110	
Operation Code	76543210	110100	11111111	11111111	10011010	11111111	11000011	11000010	11001011	11001010	11111111	01010 reg	0 1 0 sreg 1 1 1	10011100	01100000	01101080	00001111	
	Operand	near-proc	regptr16	memptr16	far-proc	memptr32		pop-value		pop-value	mem16	reg16	sreg	PSW	æ	mmi	DS2*	
	Mnemonic			CALL					RET		PUSH							

Instruction added to the instructions of the V25 and V35.

	7				Œ												
	S				4			,									
Flag	۵				æ						_		_	<u> </u>	ļ		
<u>"</u>	<u> </u>				E				<u> </u>	-			-	-	-		
	AC CY				R.				<u> </u>	_		-	<u> </u>	<u> </u>			
	▼										-						
Oneration	Operation.	(mem16) ((SP + 1, SP) SP←SP + 2	reg16←(SP + 1, SP) SP←SP + 2	sreg←(SP + 1, SP) sreg : SS, DS0, DS1 SP←SP + 2	PSW←(SP + 1, SP) SP←SP + 2	Push registers on the stack	(SP - 1, SP - 2)←imm Sign expansion when SP←SP - 2 and S = 1.	DS2←(SP + 1, SP) SP←SP + 2	DS3←(SP + 1, SP) SP←SP + 2	Prepare New Stack Frame	Dispose of Stack Frame	PC←PC + disp	PC←PC + ext-disp8	PC)←regptr16	PC←(memptr16)	PS←seg PC←offset	PS←(memptr32 + 2) PC←(memptr32)
te 19dr	y8 nuM	2 to 4	-	-	-	-	2 to 3	7									2 to 4
) Code	76543210	mod 0 0 0 mem						00111111	00110111					11000 reg	шеш 0 0 рош		mod 1 0 1 mem
Operation Code	76543210	10001111	01011 reg	0 0 0 sreg 1 1 1	10011101	01100001	01101050	00001111	00001111	11001000	110010011	11101011	111010111	1111111	10001111	11101010	11111111
	Operand	mem16	reg16	sreg	PSW	Œ	imm	DS2•	DS3/VPC•	imm16, imm8		near-labet	short-label	regptr16	memptr16	far-label	memptr32
	Mnemonic				POP					PREPARE	DISPOSE				88		
noix	natruc Gros	Branch Instruction Stack Manipulation Instruction															

Instruction added to the instructions of the V25 and V35.

	Z															ļ					Ι		
8	P S								7				 	<u> </u>		-	<u> </u>				-		
Flag	>													-	•		-	-	<u> </u>		 		
	AC CY																						
	Uperation AC	= 1 PC←PC + ext-disp8	= 0 PC←PC + ext-disp8	/ = 1 PC←PC + ext-disp8	r = 0 PC←PC + ext-disp8	■ 1 PC←PC + ext-disp8	■ 0 PC←PC + ext-disp8	if CY ∨ Z = 1 PC←PC + ext-disp8	if CY ∨ Z = 0 PC←PC + ext-disp8	= 1 PC←PC + ext-disp8	■ 0 PC←PC + ext-disp8	= 1 PC←PC + ext-disp8	= 0 PC←PC + ext-disp8	S V V = 1 PC ← PC + ext-disp8	if S ∀ V = 0 PC←PC + ext-disp8	if (S ∀ V) ∨ Z = 1 PC←PC + ext-disp8	if (S ∀ V) ∨ Z = 0 PC←PC + ext-disp8	CW = CW - 1 if Z = 0 and CW ≠ 0 PC←PC + ext-disp8	CW = CW - 1 if Z = 1 and CW ≠ 0 PC←PC + ext-disp8	CW = CW - 1 if CW ≠ 0 PC←PC + ext-disp8	if CW = 0 PC←PC + ext-disp8	When (sfr) bit No. imm3 = 1 PC←PC + ext-disp8, (sfr) bit No.imm3←0	When (sfr!) bit No. imm3 = 1 PC←PC + ext-disp8, (sfr!) bit No.imm3←0
190	WNN	2	if V = 0	if CY	if CY	if Z	if Z = 0	<u> </u>		If S	if S	if P	¥.	± S	If S	if (S	if (S	CW	if Z	% ∑ ∑	<u>ક</u>	₩Ş	좋주
91	NB MuN	2	2	2	2	2	- 5	2	2	2	2	2	7	2	2	2	7	7	2	2	2	2	ω
in Code	76543210			-															:			10011100	1011101
Operation Code	1543210	110000	0001	0100	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	100000	0001	0010	0011	001111	001111
	7 6	0																1.1				0 0	0 0
	Operand	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-label	short-labet	short-label	short-label	short-label	short-label	short-label	short-label	short-label	sfr, imm3 short-label	sfrl, imm3 short-label
	Mnemonic	BV	BNV	28 8	BNC	BE BZ	BNE BNZ	BNH	ВН	N8	BP	BPE	вРО	BLT	BGE	BLE	BGT	DBNZNE	3ZN8Q	DBNZ	BCWZ	BTCLR*1	BTCLRL*2
nois	natruci Grou	ı							suoi	truct	suj i	4oue	a le	noit	ibno	o							

• 1. Instruction added to the instructions of V20 and V30.
2. Instruction added to the instructions of V25 and V35.

dr			Operation Code	n Code	te 19dr				Flag	6	
~	Mnemonic	Operand	76543210	76543210	γg MuM	Operation	₹	AC CY	>	Ь	z s
1 '		ю	11001100		-	(SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0 PS←(15, 14), PC←(13, 12)					
w .	¥ E	imm8 (* 3)	11001101		2	(SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0 PS←(n × 4 + 3, n × 4 + 2), PC←(n × + 1, n × 4) n = imm8					
1 "	BRKV		11001100		-	When V = 1 (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0 PS←(19, 18), PC←(17, 16)					
ı —	RETI		11001111		-	PC←(SP + 1, SP), PS←(SP + 3, SP + 2) PSW←(SP + 5, SP + 4), SP←SP + 6	<u>«</u>	Œ	Œ	Œ	ec ec
	RETRBI*		00001111	1001001	7	PC←Save PC, PSW←Save PSW	~	æ	Œ	æ	Œ
ı ∸ i	FINT*		00001111	10010010	2	Notifies the interrupt controller in the CPU that the interrupt process routine has ended.				 	
_	CHKIND		11001100		-	When (mem32) > reg16 or (mem32 + 2) < reg16 (SP - 1, SP - 2)←PSW, (SP - 3, SP - 4)←PS (SP - 5, SP - 6)←PC, SP←SP - 6 IE←0, BRK←0 PS←(23, 22), PC←(21, 20)					
	BRKCS*	red16	00001111	00101101	ε	RB2 to 0←lower 4 bits of reg16, IE←0, BRK←0					
.]			1100·0 reg		>	Save PSW←PSW, Save PC←PC, PC←Vector PC					***
-	TSKSW•	81.00	00001111	10010100	,	RB2 to 0←lower 4 bits of reg 16				 	\vdash
		2 B	11111 reg		າ	Old register bank Save PSW, Save PC←PSW, PC, PSW, PC←new register bank Save PSW, Save PC	×	×	×	×	×

Instruction added to the instructions of V20 and V30.

= 6427525 0066**598 198 =**

noitaurtan quorĐ

		Operation Code	n Code	19Q			Flag			,
Mnemonic	Operand	76543210	76543210	γ8 muM	Operation	AC CY	<u>۵</u>	S	7	· · · · ·
HALT		11110100		1	CPU Hait			\dashv		г
STOP*1		00001111	10011110	-	CPU Stop					
IDLE*2		00001111	10011111	2	IDLE mode					*
POLL		10011011			Poll and wait					
5		11111010		1	IE←0					
13		111111011		ı	IE←1					
BUSLOCK		11110000		1	Bus Lock Prefix					
	do-dj	11011XXX	11777222	2	No Operation					,
5	fp-op, mem	11011XXX	med Y Y Y mem	2 to 4	data bus←{mem}			7		
200	do-dj	0110011X	11444222	7	No Operation		•			
2044	fp-op, mem	0110011X	mod Y y Y mem	2 to 4	bata bus←(mem)					
NOP		10010000		1	No Operation					
		00001111	10010110	,	WDM←imm8					,
KSI WOLZ	333 H	lmm8	imm8	•	WUM is an AFR space register imm8 is the one's compliment of imm8.					
7.		0 1 1 sreg 1 1 0		ı	Segment override prefix		-			
DS2: •2		01100011		ı	Expansion segment override prefix					
DS3: +2		11010110		1	Expansion segment override prefix			ļ		
IRAM: •2		11110001		-	IRAM: Prefix		<u> </u>	<u> </u>		,

1. Instruction added to the instructions of V20 and V30.

127

.

CPU Control Instructions

^{2.} Instruction added to the instructions of V25 and V35.

^{3.} Watchdog timer manipulation instructions

^{4. 4} types, DS0;, DS1;, PS;, and SS:

Override prefix instruction for accessing the register file space.

* 17. ELECTRICAL SPECIFICATIONS (PRELIMINARY)

Absolute Maximum Rating (Ta = 25 °C)

PARAMETER	SYMBOL	TESTCONDITIONS	RATING	UNIT
Power supply voltage	Voo		- 0.5 to + 0.7	V
Input voltage	Vı		- 0.5 to Voo + 0.5	V
Output voltage	Vo		- 0.5 to Vop + 0.5	V
		One pin	4.0	mA
Output current low	lor	Total of all output pins	100	mA
		One pin	- 1.0	mA
Output current high	Іон	Total of all output pins	- 20	mA
Operating temperature	Topt		40 to + 85	•c
Storage temperature	Teta		- 65 to + 150	•c

DC Characteristics (Ta = -40 to +85 °C, Vpo = +5.0 V \pm 10 %)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
	VR1	•1	0		8.0	٧
Input voltage low	Vil.2	•2	0		0.2Vpp	٧
	VIH1	*1	2.2		Voo	٧
Input voltage high	V _{H12}	•2	0.8Vpp		VDD	٧
Output voltage low	Vol	lot = 2.0 mA			0.45	٧
Output voltage high	Voн	loн = - 0.4 mA	V _{DO} - 1.0			٧
Input leakage current	lu	0 V ≦ V1 ≦ VDD			±10	μΑ
Output leakage current	luo	0 V ≦ Vo ≦ Voo			±10	μА
	I 001	Operation mode		7.0fx + 30	7.0fx + 50	mA
	looz	HALT mode		4.7fx	4.7fx + 20	mA
Power supply current *3	loos	STOP mode		30	280	μА
	1004	IDLE mode		2.3fx	2.3fx + 15	mA

- * 1. Other than *2
 - 2. RESET, NMI, INTP0 to INTP3, X1
 - 3. The unit of constants 7.0, 4.7, 2.3 is mA/MHz.

Capacitance (Ta = 25 °C, Vpc = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cı				10	pF
Output capacitance	Со	fc = 1MHz Unmeasured pins are 0 V			20	pF
VO capacitance	Сю	On The Control of the			20	pF

128


■ 6427525 0066600 676 ■

Operating Conditions

INTERNAL OPERATING CLOCK FREQUENCY	OPERATING TEMPERATURE (Tox)	POWER SUPPLY VOLTAGE (Voo)
0.25 MHz ≦ fx ≦ 12.5 MHz	- 40 to + 85 °C	+ 5.0 V ±10 %

Recommended Oscillator


(a) Ceramic resonator connection (Ta = -40 to +85 °C, $V_{DD} = 5$ V ± 10 %)



MANUFACTURER	OSCILLATION FREQUENCY	PRODUCT NAME	RECOMME	NDED CONSTANT
MANOPACTORER	fxx [MHz]	PRODUCT NAME	C1 [pF]	C2 [pF]
Murata Mfg.	25	CSA25.00MXZ040	5	5

- Remarks 1. The oscillator should be located as close as possible to the X1 and X2 pins.
 - 2. No other signal lines should cross the shaded srea.
 - 3. For matching between the μ PD70423 and the resonator, evaluation should be carried out sufficiently.

(b) External clock input



AC Characteristics (Ta = -40 to + 85 °C, Vpp = $+5.0 \text{ V} \pm 10 \text{ %}$)

PARAMETER	SY	MBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
X1 input cycle time	①	tcvx		40	250	ns
X1 input high-level width	2	twxн		15		ns
X1 input low-level width	3	twxL		15		ns
X1 input rise time	4	txn			10	ns
X1 input fall time	(5)	txF			10	ns
CLKOUT output cycle time	6	tcyk		80	4000	ns
CLKOUT output high-level width	7	twkH		0.5T - 7		ns
CLKOUT output low-level width	8	twĸL		0.5T - 7		ns
CLKOUT output rise time	9	tkn			7	ns
CLKOUT output fall time	①	tkf			7	ns
	(1)	ties	*1		10	ns
Input rise time	12	tinz	•2		10	ns
lance fall since	13	tiF1	•1		20	ns
Input fall time	14	tiF2	+2		20	กร
Output rise time	15	ton			10	ns
Output fall time	16	• tor			10	ns
CLKOUT delay time from X1↑	(3)	toxx	External clock input		20	ns
Address delay time from CLKOUT1	(1)	T DKA		5	60	ns
Address hold time (from CLKOUT1)	18)	thka1		5		ns
Address noid time (from CLROOT)	19	thka2		5		ns
Address float delay time from CLKOUTT	20	TFKA		thka1	40	ns
Address setup time (to ASTB↓)	2	İ SAST		(n + 0.5)T - 35		ns
Address hold time (from ASTB↓)	22	thsta		0.5T - 15		ns
ASTB↓ delay time from CLKOUT↓	23	tokstl		0	30	ns
ASTB↑ delay time from CLKOUT↓	24)	tokst H		0	25	ns
ASTB high-level width	25)	twsTH		(n + 1)T – 15		ns
RD↑ delay time from CLKOUT	26)	T DKRL		0	30	ns
RD↓ delay time from CLKOUT	27)	tokah		0	25	ns
RD low-level width	28)	twal		(N + 1.5)T - 15		ns
RD↓ delay time from address float	29	TFARL		0		ns
Address delay time from RD↑	30	tora		0.5T		ns

n: Number of address wait states

N: Number of data wait states

Т : tсук

* 1. Other than *2

2. RESET, NMI, INTP0 to INTP3, X1

Remarks The numbers in the symbol column correspond to the numbers in the timing chart.

130

■ 6427525 0066602 449 **■**

PARAMETER	SY	MBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
ASTB↑ delay time from RD↑, IORD↑	112	torsth		0		ns
RD1, IORD1 delay time from WRL1, WRH1, IOWR1	113	town		0	,	ns
DEX delay time from CLKOUT↓	31	tokox		0	30	ns
DEX hold time (from CLKOUT↓)	32	THKOX		0		ns
Data input setup time (to CLKOUT↓)	33	tsok		15		ns
Data input hold time (to CLKOUT↓)	34)	thkor		0		ns
WR↓ delay time from CLKOUT↓	35)	tokw.		0	30	ns
WR↑ delay time from CLKOUT↓	36)	tokwn		0	25	ns
WR low-level width	37	tww.		(N + 1)T - 15		ns
Data outout delay time from CLKOUTT	38)	toko		3	60	ns
Data output hold time (to CLKOUT↓)	39	thkow		0		กร
ASTB↑ delay time from WR↑	49	towsth		0		ns
RAS↓ delay time from CLKOUT↑	(1)	TOKRAL		nT	nT + 30	ns
RAST delay time from CLKOUTT	42	T DKRAH		0	25	ns
RAS high-level width	43)	twrah		(n + 1)T - 15		ns
RAS↑ delay time from WRH↓, WRL↓	110	townah		(N + 0.5)T - 15		ns
Address setup time (to RAS↓)	(15)	TSARAL		nT - 30		ns
READY setup time (to CLKOUT↓)	44	TSRYHK		twk+ - 10		ns
READY hold time (to CLKOUT↓)	45)	THKRYL		15		ns
READY setup time (to CLKOUT↓)	46	tsrylk		twкн — 10		ns
READY hold time (to CLKOUT↓)	①	ТНКЯЧН		15		ns
RESET low-level width	48)	twrsL1	STOP release/power ON reset	30		ns
ALGET TOWNSTEI WILLIAM	49	twnsL2	System reset	5		μs
NMI high-level width	50	TWNH		5		μs
NMI loe-level width	(51)	twniL	,	5		μs
INTPm setup time (to CLKOUT↓)	62	tsick	m = 0 to 3	30		ns
INTPm high-level width	<u>[53</u>	two	m = 0 to 3	10T		ns
INTPm low-level width	54	two	m = 0 to 3	10T		ns
POLL setup time (to CLKOUT1)	65			30		ns
HLDRQ setup time (to CLKOUT↓)	<u>66</u>			30		ns
HLDAK↓ delay time from CLKOUT1	<u>(57</u>			0	30	ns
Bus float delay time from HLDAK↓	58			0		ns
Bus output delay time from HLDAK1	69	+		T – 40		ns
HLDAK delay time from HLDRQJ	60	tongha			2.5T + 80	ns

n : Number of address wait statesN : Number of data wait states

T .: tcyk

Remarks The numbers in the symbol column correspond to the numbers in the timing chart.

131

■ 6427525 0066603 385 ■

PARAMETER	SY	MBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Bus output delay time from HLDRQ↓	61	вонос		0.5T + 50		ns
HLDRQ low-level width	62	twice		2T		ns
HLDAK low-level width	63	TWHAL		3T - 15		ns
CTSm high-level width	64)	twcTH	m = 0, A, B	2T		ns
CTSm low-level width	65	twctl	m = 0, A, B	2T		ns
DCDm high-level width	66)	twoch	m = A, B	2 T		ns
DCDm low-level width	67)	twocL	m = A, B	2T		ns
	68)	tcyp1	UART	32T		ns
Send/receive data cycle	69	tcypz	MPSC (ASYNC/HDLC/SYNC mode)	5T		ns
TxC0 output clock cycle	100	tever		32T		ns
TxC0 output clock high-level width	0	twcm	UART	16T - 10		ns
TxC0 output clock low-level width	12	twcL1		16T – 10		กร
TxCm, RxCm input clock cycle	13	tcycz		5T		ns
TxCm, RxCm input clock high-level width	74	twcnz	MPSC(ASYNC/HDLC/SYNC mode; m = A, B)	2.5T - 10		ns
TxCm, RxCm input clock low-level width	15	twcL2	1110de, 111 = 11, 2,	2.5T - 10		ns
	(F)	torcros	UART (TxC output; m = 0)	-10	90	กร
	(m)	torcro2	MPSC (x1 mode; m = A, B)		90	ns
TxDm delay time from TxCm↓	78)	tотстоз	MPSC (×16, 32, 64 mode; m = A, B)		270	ns
	79	Т ОТСТО4	TxC output (m = A, B)	0	90	ns
RxDm setup time (to RxCm↑)	®	tsrorc	m = A, B	10		ns
RxDm hold time (to RxCm ¹)	(81)	тиясяр	m = A, B	110		ns
	©	tocrroi	UART (m = 0)		2tcvc1	ns
TxDm delay time from CTSm	3	tocrroz	MPSC (ASYNC/SYNC mode; m = A, B)		3tcvc2	ns
	84	tосттоз	MPSC (HDLC mode; m = A, B)	4tcvcz	7tcycs	ns
DCDm setup time (to RxCm1)	85	tsocac	m = A, B	tcvc2		ns
	86	DIRCOCI	MPSC (ASYNC mode; m = A, B)	7T		ns
DCDm hold time (to RxCm1)	197	THRCDC2	MPSC (SYNC mode; m = A, B)	20tcvc2 + 8T		ns
	88	thrcocs	MPSC (HDLC mode; m = A, B)	3tcvcz + 8T		ns
	89	tHRDRC1	MPSC (ASYNC mode; m = A, B)	1		bit
RxCm hold time (to start bit, CRC MSB, end flag MSB)	99	† · · · · · ·	MPSC (SYNC mode; m = A, B)	22tcvc2		ns
to start bit, one most, and may most	91	THROACS	MPSC (HDLC mode; m = A, B)	5tcvc2		ns
RxCm setup time	92	tsecent	MPSC (ASYNC mode; m = A, B)	1		bit
(to start bit, SYNC character)	93	tsaca02	MPSC (SYNC/HDLC mode; m = A, B)	tcvc2		ns
TxDm delay time from RxDm	94	TOROTO	Echo-back mode (m = 0, 1)		90	ns
DMARQm setup time (to CLKOUT↓)	95	tspak	Other than demand release mode; m = 0, 1	30		ns

T : tcyk

Remarks The numbers in the symbol column correspond to the numbers in the timing chart.

132

■ 6427525 0066604 211 **■**

PARAMETER	SY	MBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
DMARQm high-level width	96	topon	Other than demand release mode; m = 0, 1	2T		ns
DMARQm low-level width	97	twoaL	m = 0, 1	2T		ns
DMARQm↓ setup time (to CLKOUT1)	98	tskoal	Demand release mode; m = 0, 1		5	ns
DMARQm hold time (to CLKOUT1)	99	thkpal	Demand release mode; m = 0, 1	15		ns
DMAAKm↓ delay time from CLKOUT1	100	TOKDA	m = 0, 1	0	30	ns
DMAAKm low-level width	100	twoal	m = 0, 1	(3+ n+ N)T-15		ns
TCEm↓ delay time from CLKOUT1	102	tokte	m = 0, 1	0	30	ns
TCEm loe-level width	103	twrcı	m = 0, 1	T – 15		ns
TOUT high-level width	104	twтон		8T - 10		ns
TOUT low-level width	105	twroL		8T - 10		ns
WDTOUT low-level width	106	twwn		32T – 10		ns
BUSLOCK delay time from CLKOUT1	100	t DKBL		0	30	กร
Port output delay time (to CLKOUT↓)	116	toke		10	55	ns
Port input setup time (to CLKOUT↓)	(II)	tsex		30		ns
Port input hold time (to CLKOUT↓)	119	tнкр		20		ns
LHLD1 setup time (to CLKOUT↓)	(19)	tslhok		30		ns
LHLD0 delay time from CLKOUT↓	120	TOKLHA		5	50	ns
LHLD0↓ delay time from bus float	121	T FCLHA		0.5T - 20		ns
Bus output delay time from LHLD01	122	TOLHAC	With local bus master	0.5T – 20		ns
LHLD0↑ delay time from LHLD1↓	123	EDLHOLHA			1.5T + 60	ns
Bus output delay time from LHLD1↓	124	tоинас		1.5T		ns
LHLD1 low-level width	125	twingli		2T		ns
LHLD0 low-level width	126	twi.hali		3T – 15		ns
LHLD0 delay time (to CLKOUT↓)	127	tourax		5	50	ns
LHLD1↓ setup time (to CLKOUT↓)	128	tskuha		30		ns
Bus output delay time from LHLD1↓	129	TFLHAC		1.5T – 30		ns
LHLD0↓ delay time from bus float	130	trcuno	With local bus slave		0.5T + 30	ns
LHLD1↑ setuo time (to LHLD0↓)	(31)	t suholha			4T - 65	ns
LHLD0 low-level width	132	tw.Hatz		2T - 15		ns
LHLD1 low-level width	133	twLHAL2		3 T		ns

n: Number of address wait states

N: Number of data wait states

T : tcyk


Remarks The numbers in the symbol column correspond to the numbers in the timing chart.

Data Memory STOP Mode Low-Power Supply Voltage Data Hold Characteristic (Ta = -40 to +85 °C)


PARAMETER	SY	MBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Data hold power supply voltage	(08)	Voce		2.5	5.5	V
Power supply voltage rise time	(09)	tavo		200		μs
Power supply voltage fall time	110	tr vo		200		μs

Remarks The numbers in the symbol column correspond to the numbers in the timing chart.


AC Test Wave Form (Except RESET, NMI, INTP0 to INTP3, X1)




AC Test input Wave Form (RESET, NMI, INTP0 to INTP3, X1)



AC Test Output Test Points




Load Conditions




Note When the load capacity exceeds 100 pF due to the circuit configuration, a buffer should be inserted to keep the load capacity below 100 pF.

Remarks DUT: measured device


Clock Input/Output Timing



Output Wave Form (Except CLKOUT)



★ Read Timing (Main Bus)




- 1. Becomes active only when accessing memory block 2 and 5 (set using the MBC register).
 - 2. Valid only when the external bus width is 16 bits.

Remarks The dotted lines show high impedance.

136

■ 6427525 0066608 967 ■

Write Timing (Main Bus)




- 1. Becomes active only when accessing memory block 2 and 5 (set using the MBC register).
 - 2. Valid only when the external bus width is 16 bits.

Remarks The dotted lines show high impedance.

137


■ 6427525 0066609 8T3 **■**

★ Read Timing (Local Bus)




Remarks The dotted lines show high impedance.

Write Timing (Local Bus)



Remarks The dotted lines show high impedance.


Refresh Timing (Main Bus)



Valid only when the external bus width is 16 bits.

Remarks The dotted lines show high impedance.


Refresh Timing (Local Bus)




Remarks The dotted lines show high impedance.

READY, LRDY Input Timing


(1) 1 data wait inserted



(2) 2 data waits inserted



(3) n data waits inserted (n ≥ 3)




Remarks The READY input is valid except when the PWCn register (n = 0,1) field is '00' (binary).

The LRDY input is valid except when bits DW0 and DW1 of the LPWC register are '0', '0'.

142

■ 6427525 0066614 160 **■**


DMA Timing (External Memory → External I/O)



- 1. Becomes active only during DMA transfer to memory blocks 2 and 5 (set using the MBC register).
 - 2. Valid only when the external bus width is 16 bits.

Remarks The dotted lines show high impedance.

b DMA Timing (External I/O → External Memory)




- 1. Becomes active only during DMA transfer to memory blocks 2 and 5 (set using the MBC register).
 - 2. Valid only when the external bus width is 16 bits.

Remarks The dotted lines show high impedance.


144

■ 6427525 0066616 T33 ■


INTPm Input Timing (m = 0 to 3)



NMI Input Timing




POLL Input Timing




DMARQn Input Timing (n = 0, 1)


(1) In demand release mode




(2) In non-demand-release mode



Timer output timing




WDTOUT output timing




146

■ 6427525 0066618 806 ■

BUSLOCK Output Timing




Data Hold Timing (STOP Mode)



Main Bus Hold Request/Acknowledge Timing

(1) Normal mode




· * ASTB, RD, WRH, WRL, DEX, RAS, BUSLOCK, IORD, IOWR, AD0 to AD15, A16 to A23

148

■ 6427525 0066620 464 **■**


(2) At hold mode release for inserting a refresh cycle



* ASTB, RD, WRH, WRL, DEX, RAS, BUSLOCK, IORD, IOWR, AD0 to AD15, A16 to A23

Local Bus Hold Request/Acknowledge Timing


(1) In local bus master normal operation



Remarks The dotted line indicates high impedance.

LASTB, LRD, LWRH, LWRL, LRAS, LAD0 to LAD15, LA16 to LA19


(2) When bus hold is released for refresh cycle insertion in local bus master



Remarks The dotted line indicates high impedance.

* LASTB, LRD, LWRH, LWRL, LRAS, LADO to LAD15, LA16 to LA19

(3) In local bus slave normal operation




Remarks The dotted line indicates high impedance.


LASTB, LRD, LWRH, LWRL, LRAS, LAD0 to AD15, LA16 to LA19

RESET Input Timing


(1) After STOP mode release/power-on reset




(2) After system reset




CTSm input timing (m = 0, A, B)




DCDm input timing (m = A, B)




Send Timing (1)




Send Timing (2)



Receive Timing (1)




Receive Timing (2)




Receive Clock Setup Timing

(1) ASYNC mode




(2) SYNC/HDLC mode




* LSB bit of the synchronization pattern (SYNC character, flag)


Send Enable Timing (1)



Send Enable Timing (2)



Receive Enable Timing




The LSB bit of the first receive data (SYNC character, start flag)




DCD Timing and Receive Clock Hold Timing

(1) ASYNC mode




(2) SYNC/HDLC mode




MSB bit of the FCS in the SYNC mode or the MSB bit of the end flag in the HDLC mode.

(3) Echo-Back mode



Port Input/Output Timing



18. AC CHARACTERISTICS (TARGET VALUE)

These characteristics are only target values; the volume production productsmay not always satisfy these specifications.

Only the target values that are different from the actual sample characteristics are shown here.

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	MAX.	UNIT
Address delay time from CLKOUT	17)	TOKA		5	30	V
ASTB↓ delay time from CLKOUT↓	23	tokstl.		0	25	μs
RAS↓ delay time from CLKOUT1	41)	TOKRAL		nΤ	nT + 25	μs
RD↓ delay time from CLKOUT↑	26	tokal		0	25	ns
WR↓ delay time from CLKOUT↓	35	tokwi		0	25	ns
Data output delay time from CLKOUT1	38	toko		3	30	ns
Address setup time (to RASI)	119	TSARAL		nT – 15		ns
Address setup time (to ASTB↓)	21)	tsast		(n + 0.5)T - 25		ns
RAS↑ delay time from WRH↓, WRL↓	110	townah		(N + 0.5)T - 10		ns
LHLD0 delay time from CLKOUT↓	120	TOKLHA	with local bus master	5	35	ns
LHLD0 low-level width	126	twlhal1		3T		ns
LHLD0 delay time (to CLKOUT↓)	127	tounak	with local bus slave	5	35	ns
LHLD0 low-level width	132	tw.HQL2		2T		ns

n : Number of address wait states


N: Number of data wait states

T : tcvk

Remarks Figures in the symbol column correspond to those in the timing chart in 17. "Electrical Specifications (Preliminary)".

19. PACKAGE INFORMATION

120-Pin Plastic QFP (□28) (Unit: mm)




P120GD-80-5BB-2

160

— 6427525 0066632 186 **—**

132-Pin Plastic PGA (Unit: mm)



20. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mount Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 20-1 Surface-Mounted Type Soldering Conditions

µPD70423GD-5BB : 120 pin Plastic QFP (□28)

Soldering Method	Solderring Conditions	Recommended Condition Symbol	
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Once, Time limit: 7 days* (thereafter 36 hours 125°C prebanking required)	IR35-367-1	
Pin part heating	Pin part temperature: 300°C or below, Duration: 3 sec. max. (per device side)		

For the storage period after dry-pack decompression storage conditions are max. 25 °C, 65 % RH.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 20-2 Insertion Type Soldering Conditions

μPD70423SA: 132 pin Plastic PGA

Soldering Method	Solderring Conditions		
Waving soldering (lead part only)	Soldering bath temperature: 260°C or below, Duration: 10 sec. max.		
Pin part heating	Pin part temperature: 260°C or below, Duration: 10 sec. max.		

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.