

# STK13C68 CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM

## **FEATURES**


- · 25, 30, 35 and 45ns Access Times
- · 12, 15, 20 and 25ns Output Enable Access
- · Unlimited Read and Write to SRAM
- · Software STORE Initiation
- · Automatic STORE Timing
- 10<sup>4</sup> or 10<sup>5</sup> STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- · Available in multiple standard packages
- · Chip Select and Chip Enable Pins

#### DESCRIPTION

The Simtek STK13C68 is a fast static RAM (25, 30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK13C68 is pin compatible with industry standard SRAMs and is available in a 28-pin 300 mil ceramic and plastic DIP, a 28 pin 600 mil PDIP and a 28-pin SOIC.

## LOGIC BLOCK DIAGRAM



## PIN CONFIGURATIONS

MC 12 A 2 C C C C C C C C C C C C C C C C C	W 8 8 8 9 0 4 18 19 0 0 0 18 18 18 18 18 18 18 18 18 18 18 18 18
300 C-DIP	28 - 250 904

28 - 300 C-DIP 28 - 350 SO 28 - 300 P-DIP

#### PIN NAMES

A <sub>0</sub> - A <sub>12</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
Ğ	Output Enable
S	Chip Select
V <sub>cc</sub>	Power (+5V)
Vee	Ground

## ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

(One output at a time, one second duration)

Voltage on typical input relative to Vss	0.6V to 7.0V
Voltage on DQ <sub>0-7</sub> and G	-0.5V to (V <sub>CC</sub> +0.5V)
Temperature under bias	55°C to 125°C
Storage temperature	65°C to 150°C
Power dissipation	
DC output current	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC CHARACTERISTICS

$$(V_{CC} = 5.0V \pm 10\%)$$

	PARAMETER	COMM	ERCIAL	INDUS	STRIAL		NOTES	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS		
I <sub>CC1</sub> b	Average V <sub>CC</sub> Current		85		95	mA	t <sub>AVAV</sub> = 25ns	
•			80		85	mA	t <sub>AVAV</sub> = 30ns	
		ľ	75		80	mA	t <sub>AVAV</sub> = 35ns	
			65		75	mA	t <sub>AVAV</sub> = 45ns	
lcc2 d	Average V <sub>CC</sub> Current		50		50	mA	E ≥ (V <sub>CC</sub> = 0.2V) or S ≤ (V <sub>SS</sub> + 0.2V)	
-	during STORE cycle				İ		all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
I <sub>SB1</sub> c	Average V <sub>CC</sub> Current		30		34	mA	t <sub>AVAV</sub> = 25ns	
·	(Standby, Cycling TTL Input Levels)		27		30	mA	t <sub>AVAV</sub> = 30ns	
		ł	23		27	mA	t <sub>AVAV</sub> = 35ns	
			20		23	mA	t <sub>AVAV</sub> = 45ns	
					İ		$\overline{E} \ge V_{iH}$ or $S \le V_{iL}$ ; all others cycling	
ISB2C	Average V <sub>CC</sub> Current		1		1	mA	E ≥ (V <sub>CC</sub> - 0.2V) or S ≤ (V <sub>SS</sub> + 0.2V)	
_	(Standby, Stable CMOS Input Levels)						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
lick	Input Leakage Current (Any Input)		±1		±1	μА	V <sub>CC</sub> = max	
							VIN = VSS to VCC	
Jork	Off State Output Leakage Current		±5		±5	μА	V <sub>CC</sub> = max	
		ł			l		V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +.5	2.2	V <sub>CC</sub> +.5	V	All Inputs	
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	8.0	٧	All Inputs	
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	l <sub>OUT</sub> = -4mA	
V <sub>OL</sub>	Output Logic "0" Voltage	1	0.4		0.4	V	I <sub>OUT</sub> = 8mA	
TA	Operating Temperature	0	70	-40	85	<b>℃</b>		

Note b: 1<sub>CC1</sub> is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note C: Bringing E ≥ V<sub>IH</sub> or S ≤ V<sub>IL</sub>will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: Loc2 is the average current required for the duration of the store cycle (ISTORE) after the sequence (IWC) that initiates the cycle.

## **AC TEST CONDITIONS**

Input Pulse Levels	⊆ 5ns
Input and Output Timing Reference Levels	1.5V
Output Load S	See Figure 1

# CAPACITANCE (T<sub>A</sub>=25°C, f=1.0MHz)e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	5	pF	ΔV = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	рF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

#### READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SYMBOLS			STK13	C68-25	STK13	C68-30	STK13	C68-35	STK13	C68-45	I
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	Min	MAX	UNITS
1	t <sub>ELOV</sub> , t <sub>SHOV</sub>	tACS	Chip Enable Access Time		25		30		35		45	ns
2	t <sub>AVAVR</sub> g	1 <sub>RC</sub>	Read Cycle Time	25		30		35		45		ns
3	tavov <sup>h</sup>	t <sub>AA</sub>	Address Access time		25		30		35		45	ns
4	<sup>t</sup> GLOV	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20		25	ns
5	1 <sub>AXQX</sub>	t <sub>он</sub>	Output Hold After Address Change	5		5		5		5		ns
6	t <sub>ELOX</sub> , t <sub>SHOX</sub>	tLZ	Chip Enable to Output Active	5		5		5		5		ns
7	tehozi, tslozi	t <sub>HZ</sub>	Chip Disable to Output Inactive	13		15		15		20		ns
8	t <sub>GLOX</sub>	touz	Output Enable to Output Active	0		0		0		0		ns
9	<sup>t</sup> GHQZ <sup>i</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive	13		15		15		20		ns
10	telicche, tshicche	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	tehiccl <sup>c,e</sup> , tsliccl <sup>c,e</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		25		25		25	ns
11A	<sup>t</sup> whov	1 <sub>WR</sub>	Write Recovery Time		30		35		45		55	ns

Note c: Bringing E high or S low will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note g: For READ CYCLE #1 and #2,  $\overline{W}$  must be high for entire cycle. Note h: Device is continuously selected with  $\overline{E}$  low, S high and  $\overline{G}$  low. Note i: Measured  $\pm$  200mV from steady state output voltage.

## READ CYCLE #1 g,h



## READ CYCLE #2 9



3-31

DATA IN

DATA OUT

## WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 

		SYMBOLS			STK13	C68-25	STK13	C68-30	STK13	C68-35	STK13	C68-45	
NO.	#1	#1 #2 Alt PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
12	tavavw)	tavavw <sup>1</sup>	<sup>t</sup> wc	Write Cycle Time	25		30		35		45		ns
13	twLWH	twien, twist	t <sub>WP</sub>	Write Pulse Width	20		25		30		35		ns
14	t <sub>ELWH</sub> !	t <sub>ELEH</sub> , t <sub>SHSL</sub> l	tcw	Chip Enable to End of Write	20		25		30		35		ns
15	t <sub>DVWH</sub> !	t <sub>DVEH</sub> , t <sub>DVSL</sub> l	tow	Data Set-up to End of Write	12		15		15		20		ns
16	twHDX	t <sub>EHDX</sub> , t <sub>SLDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub> !	taven, taval	taw	Address Set-up to End of Write	20		25		30		35		ns
18	† <sub>AVWL</sub>	tavel, tavsh	tas	Address Set-up to Start of Write	0		0		0		0		ns
19	twhax	t <sub>ehax</sub> , t <sub>slax</sub>	twR	Address Hold After End of Write	0		0		0		0		ns
20	TAVAVW	1 <sub>AVAVW</sub>	twc	Write Cycle Time	45		45		45		45		ns
21	<sup>t</sup> WLWH	twien, twisi	twp	Write Pulse Width	35		35		35		35		ns
22	tw.coz <sup>i,m</sup>		1wz	Write Enable to Output Disable		35		35		35		35	ns
23	t <sub>wHox</sub>		tow	Output Active After End of Write	5		5		5		5		ns

Note i: Measured ±200mV from steady state output voltage.


Note k: E or W must be ≥ high or S must be low during address transitions.

Note m: If W is low when either E goes low or S goes high, the outputs remain in the high

Note I: Spec numbers 12 to 15 & 17 apply when G is high during the write write cycle. These specifications are changes from previous data high sheets are are effective 1/1/94.

DATA VALID

## WRITE CYCLE #1: W CONTROLLED k, I



3-32

# NONVOLATILE MEMORY OPERATION


## **MODE SELECTION**

s	Ē	w	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	VO	POWER	NOTES
L	X	Х	X	Not Selected	Output High Z	Standby	
Х	Н	x	×	Not Selected	Output High Z	Standby	
Н	L	н	X	Read SRAM	Output Data	Active	0
Н	L	L	X	Write SRAM	Input Data	Active	
Н	L	Н	0000	Read SRAM	Output Data	Active	n,o
			1555	Read SRAM	Output Data		n,o
			OAAA	Read SRAM	Output Data		n,o
			1FFF	Read SRAM	Output Data		n,o
			10F0	Read SRAM	Output Data		n,o
			<b>OFOF</b>	Nonvolatile STORE	Output High Z	l <sub>CC2</sub>	n
Н	L	н	0000	Read SRAM	Output Data	Active	n,o
			1555	Read SRAM	Output Data		n,o
			DAAA	Read SRAM	Output Data		n,o
			1FFF	Read SRAM	Output Data		n,o
			10F0	Read SRAM	Output Data		n,o
			OFOE	Nonvolatile RECALL	Output High Z		n

Note: n: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 70F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E, for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note o: I/O state assumes that  $\overline{G} \le V_{iL}$ . Initiation and operation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

## STORE CYCLE INHIBIT and AUTOMATIC POWER-UP RECALL




## STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOL	<b>.</b> \$		STK1	3C68-25	STK13	3C68-30	STK13	C68-35	STK13	C68-45	l'
NO.	#1	#2	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
24	TAVAVN	<sup>†</sup> RC	STORE/RECALL Initiation Cycle Time	25		30		35		45		ns
25	teLOZP, tsHOZP		Chip Enable to Output Inactive		75		75		75		75	ns
26	teloxa, tahoxa	1 <sub>STORE</sub> 9	STORE Cycle Time		10		10		10		10	ms.
27	tELOXR: TSHOXR	1RECALL	RECALL Cycle Time		20		20		20		20	μв
28	TAVELNS, TAVSHN	t <sub>AE</sub>	Address Set-up to Chip Enable	0		0		0		0		ns
29	t <sub>ELEHN<sup>e,t</sup>, t<sub>SHSLN</sub></sub>	t <sub>EP</sub>	Chip Enable Pulse Width	15		20		25		35		ns
30	tehaxn <sup>s</sup>	t <sub>EA</sub>	Chip Disable to Address Change	0		0		0		0		ns

- Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
- Note q: Note th, t<sub>SLAXN</sub>at STORE cycles (but not RECALLs) are aborted by V<sub>CC</sub> < 4.1V (STORE inhibit).
- Note r: A RECALL cycle is initiated automatically at power up when V<sub>CC</sub> exceeds 4.1V. IRECALL is measured from the point at which V<sub>CC</sub> exceeds 4.5V.
- Note s: Noise on the E pin or S pin may trigger multiple read cycles from the same address and abort the address sequence.
- Note t: If the Chip Enable Pulse Width is less than teloy or tshoy (see READ CYCLE #2) but greater than or equal to telem or tshsin, then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.
- Note u: W must be HIGH when E is LOW and S is high during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout. Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK13C68 performs a STORE or RECALL.

## STORE/RECALL CYCLE U



## **DEVICE OPERATION**

The STK13C68 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

#### **SRAM READ**

The STK13C68 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW while  $\overline{W}$  and S are HIGH. The address specified on pins  $A_{0-12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVOV}$  (READ CYCLE #1). If the READ is initiated by S,  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{SHOV}$ ,  $t_{ELOV}$  or  $t_{CLOV}$ , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the  $t_{AVOV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or S or  $\overline{W}$  is brought LOW.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and S is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH or S goes LOW at the end of the cycle. The data on pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  ( $t_{DVSL}$ ) before the end of an  $\overline{E}$  (S) controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes LOW.

#### **NONVOLATILE STORE**

The STK13C68 STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK13C68 implements nonvolatile operation while remaining pin-for-pin compatible with standard 8Kx8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for *STORE* initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted and no *STORE* or

RECALL will take place.

To initiate the STORE cycle the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	OAAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be LOW for the sequence to be valid. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### HARDWARE PROTECT

The STK13C68 offers hardware protection against inadvertent *STORE* cycles through V<sub>CC</sub> Sense. A *STORE* cycle will not be initiated, and one in progress will discontinue, if V<sub>CC</sub> goes below 4.1V. 4.1V is a typical, characterized value.

## NONVOLATILE RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	OFOE (hex)	Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way afters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

On power-up, once  $V_{CC}$  exceeds the  $V_{CC}$  sense voltage of 4.1V, a *RECALL* cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not drop below 4.1V once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until  $t_{RECALL}$  after  $V_{CC}$  exceeds 4.1V. 4.1V is a typical, characterized value.

## **ORDERING INFORMATION**

