


4 CHANNEL PUSH-PULL INVERTING OUTPUT DRIVER

LAS-8091P



FEATURES

- 200mA per channel continuous output rating
- 50 KHz operation
- Latching current limit for each output (source mode) with reset and status check
- Internal clamp diodes
- Non-latching overtemperature protection

DESCRIPTION

The LAS 8091P is a monolithic integrated circuit designed for application as a four channel inverting output driver for inductive loads such as relays and solenoids, in addition to capacitive loads up to $0.03\mu\text{F}$. The LAS 8091P offers latching current limit in the source mode to protect the device against fault conditions at the load. A latched output state can be detected by measuring voltage levels at the enable pins. Reset of the current latch can be cleared by grounding the appropriate pin for that output channel or toggling its input. Input ports to the LAS 8091P are controlled by voltage or resistance loads for each channel, allowing direct drive from voltage sources or open collector devices such as opto-couplers.


The LAS 8091P is packaged in a 16 lead DIP configuration which has the 4 center pins connected together for heatsinking. Thermal protection is provided to force all outputs to off state.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAXIMUM	UNITS
Supply Voltage	V_S	36	Volts
Input Voltage	V_I	30	Volts
Enable Voltage	V_E	30	Volts
Peak Output Current Source Mode	I_O	Internally Limited	
Sink Mode		Limited 440	mA
Total Power Dissipation at $T_{\text{GROUND PINS}} = 25^\circ\text{C}$	P_D	2.2	Watts
Thermal Resistance Junction to Ground Pins	θ_{JC}	10	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	θ_{JA}	80	$^\circ\text{C/W}$
Operating Junction and Storage Temperature Range	T_J T_{STG}	-25 to 125	$^\circ\text{C}$
Lead Temperature (Soldering, 12 Seconds)	T_{LEAD}	260	$^\circ\text{C}$

14

BLOCK DIAGRAM



LAS-8091P

4 CHANNEL PUSH-PULL INVERTING OUTPUT DRIVER

ELECTRICAL CHARACTERISTICS

Test conditions for each channel are as follows: $I_O = 0A$, $V_S = 4.75\text{--}36\text{ V}^1$,
 $T_J = 25^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
INPUT CHARACTERISTICS						
Input Logic Level	"Low" "High"	V_{IL} V_{IH}	-0.3 2.9		0.8 30	Volts Volts
Input Current	"Low" "High"	I_{IL} I_{IH}	$T_J = -25^\circ\text{C to } +125^\circ\text{C}$ $V_I = 0.8\text{V}$ $V_I = 30\text{V}$	-60 0	-300 -600 10	μA μA
Enable Logic Level	"Low" "High"	V_{EL} V_{EH}	-0.3 2.5		0.8 $V_S + 0.3$	Volts Volts
Enable Current	"Low" "High" Current Limit	I_{EL} I_{EH} I_{ECL}	$V_E = 0.8\text{V}$ $V_E = 30\text{V}$	-50 0 1.7	-300 -1500 10 5.0	μA μA mA
CURRENT LIMIT CHARACTERISTICS^{2,3}						
Output Current Limit Latch Threshold	I_{CL}	$T_J = -25^\circ\text{C to } +125^\circ\text{C}$	240	340	440	mA
Output Current Limit Latch Delay Time	T_{DELAY}	Min load to trigger latch Shorted load		50 10		μS μS
Output Current Limit Latch Reset (Clear) Time	T_{RESET}	$V_E = -0.3\text{V to } 0.8\text{V}$			10	μS
OUTPUT CHARACTERISTICS						
Output Voltage Saturation	"Sink" "Source"	V_{SATL} V_{SATH}	$I_O = -200\text{mA}$ $I_O = -100\text{mA}$ $I_O = 200\text{mA}$ $I_O = 100\text{mA}$	0.95 0.90 0.95 0.90	1.05 1.00 1.05 1.00	Volts Volts Volts Volts
Output Leakage Current (Per Channel)	I_L	$V_E = 0.8\text{V}$			200	μA
Clamp Diode Forward Voltage Drop	V_F	$I = 200\text{mA}$			1.45	Volts
Total Quiescent Current	I_S	All outputs low, high or off		32	42	mA
Undervoltage Lockout				4.5		Volts
Thermal Shutdown				160		$^\circ\text{C}$
SWITCHING CHARACTERISTICS						
Output Rise Time	T_R	$0.1V_O$ to $0.9V_O$		85	200	nS
Output Fall Time	T_F	$0.9V_O$ to $0.1V_O$		85	200	nS
Turn-on Delay Time	T_{DH}	0V to $0.1V_O$		0.8	2.0	μS
Turn-off Delay Time	T_{DL}	V_O to $0.9V_O$		0.8	2.0	μS

⁽¹⁾ When V_S is greater than 24V, external clamp diodes may be required for some inductive load applications.

⁽²⁾ A current limited output state can be determined by measuring the voltage levels at the Enable pins.

⁽³⁾ The latched output state is reset when a "LOW" is applied to the Enable pins or the input for that output is toggled.
Upon completion of the reset cycle, voltage levels at the Enable pins will reflect the new output current latch status.

4 CHANNEL PUSH-PULL INVERTING OUTPUT DRIVER

LAS-8091P

OPERATIONAL DATA


OUTPUT CURRENT LATCH STATUS

OUTPUT CHANNELS IN A CURRENT FOLDBACK STATE	ENABLE 1 OUTPUT VOLTAGE (PIN 1) ¹⁴		ENABLE 2 OUTPUT VOLTAGE (PIN 9) ¹⁴	
	MIN.	MAX.	MIN.	MAX.
NONE	0.8	2.5	0.8	2.5
#1	$V_S - 0.6$	V_S	0.8	2.5
#2	$V_S - 8.0$	$V_S - 6.0$	0.8	2.5
#3	0.8	2.5	$V_S - 0.6$	V_S
#4	0.8	2.5	$V_S - 8.0$	$V_S - 6.0$
#1 & #2	$V_S - 0.6$	V_S	0.8	2.5
#3 & #4	0.8	2.5	$V_S - 0.6$	V_S

¹⁴ In order to make a proper voltage reading at either Enable 1 or Enable 2, it is recommended to load each pin with 100KΩ to 1 MΩ resistance. Overloading either of the Enable pins may result in a condition similar to grounding the pins.

14

SWITCHING TIMES




TRUTH TABLE PER CHANNEL

INPUT	ENABLE	OUTPUT
L	H	H
H	H	L
H	L	OFF
L	L	OFF


LAS-8091P

4 CHANNEL PUSH-PULL INVERTING OUTPUT DRIVER


**POWER DERATING
(POWER DISSIPATION FOR 2
FULL BRIDGES AT 100% D.C.)**




**SOURCE SATURATION
VOLTAGE VS TEMPERATURE**




**OUTPUT CURRENT
VS INPUT VOLTAGE**




**SINK SATURATION
VOLTAGE VS TEMPERATURE**



**CURRENT LIMIT
VS TEMPERATURE**



**SWITCHING TIMES
VS TEMPERATURE**





4 CHANNEL PUSH-PULL INVERTING OUTPUT DRIVER

LAS-8091P

DEVICE OUTLINE

16-PIN MOLDED DUAL IN-LINE



NOTE: The V_s pins (pins 8 & 16) are connected together inside the IC. In order to reduce the voltage drop (saturation voltage) at any of the output ports (pins 3, 6, 11 & 14), both DC power pins (pins 8 & 16) should be connected together external to the IC. This is strongly recommended for any application. All dimensions are in inches.