

DESCRIPTION

The HYM532224A is a 2M x 32-bit EDO mode CMOS DRAM module consisting of four HY5118164B in 42/42 pin SOJ or 44/50 pin TSOPII on a 72 pin glass-epoxy printed circuit board. Two 0.01 μ F decoupling capacitors are mounted for each DRAM.

The HYM532224AW/ASLW are Tin-Lead plated and HYM532224AWG/ASLWG are Gold plated socket type Single In-line Memory Modules suitable for easy interchange and addition of 8M byte memory.

FEATURES

- Low power dissipation
Max. self-refresh 9.9mW (SL-part)
Max. battery back-up 7.7mW (SL-part)
Max. CMOS standby 6.6mW (SL-part)
22.0mW

Max. TTL standby 22.0mW
Max. operating

Speed	Power
60	1.77W
70	1.66W
80	1.55W

- Single power supply of 5V \pm 10%
- TTL compatible inputs and outputs
- Fast access time


Speed	tRAC	tCAC	tHPC
60	60ns	15ns	25ns
70	70ns	20ns	30ns
80	80ns	25ns	35ns

- EDO mode operation
- CAS-before-RAS, RAS-only, Hidden refresh, Self-refresh
- 1024 refresh cycles / 256ms (SL-part)
 1024 refresh cycles / 16ms

PIN DESCRIPTION

RAS0-RAS3	Row Address Strobe
CAS0-CAS3	Column Address Strobe
WE	Write Enable
A0-A9	Address Input
DQ0-DQ31	Data Input/Output
PD1-PD4	Presence Detect
Vcc	Power (+ 5V)
Vss	Ground

PIN CONNECTION



This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1DC02-10-FEB95

4675088 0005393 851


©1994 Hyundai Semiconductor

17

PIN NAME

#	NAME	#	NAME
1	Vss	37	NC
2	DQ0	38	NC
3	DQ16	39	Vss
4	DQ1	40	CAS0
5	DQ17	41	CAS2
6	DQ2	42	CAS3
7	DQ18	43	CAST
8	DQ3	44	RAS0
9	DQ19	45	RAS1
10	Vcc	46	NC
11	NC	47	WE
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	NC	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	Vcc
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	NC	65	DQ15
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	RAS3	69	PD3
34	RAS2	70	PD4
35	NC	71	NC
36	NC	72	Vss

BLOCK DIAGRAM



PRESENCE DETECT PINS

PIN	-60	-70	-80
PD1	NC	NC	NC
PD2	NC	NC	NC
PD3	NC	Vss	NC
PD4	NC	NC	Vss

4675088 0005394 798

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
Vcc	Voltage on Vcc Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	4	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	Vcc+ 1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to Vss.

4675088 0005395 624

DC CHARACTERISTICS

(TA= 0°C to 70°C, Vcc= 5V± 10%, Vss= 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pin)	VSS ≤ VIN ≤ VCC + 1.0, All other pins not under test = VSS		-40	40	μA	
ILO	Output Leakage Current (High Impedance State)	VSS ≤ VOUT ≤ VCC, RAS & CAS at VIH		-20	20	μA	
ICC1	Vcc Supply Current, Operating	trc = trc (min.)	60 70 80	-	322 302 242	mA	1,2,3
ICC2	Vcc Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	4	mA	
ICC3	Vcc Supply Current, RAS-only refresh	trc = trc (min.)	60 70 80	-	322 282 242	mA	1,3
ICC4	Vcc Supply Current, EDO mode	thpc = thpc (min.)	60 70 80	-	282 242 202	mA	1,2,3
ICC5	Vcc Supply Current, CMOS Standby	RAS & CAS ≥ Vcc - 0.2V	SL-part	-	4 1.2	mA	
ICC6	Vcc Supply Current, CAS-before-RAS refresh	trc = trc (min.)	60 70 80	-	322 302 282	mA	1,3
ICC7	Vcc Supply Current, Battery Back Up (SL-part only)	trc = 62.5μs CAS = CBR cycling or 0.2V, WE = Vcc - 0.2V, A0-A9 = Vcc - 0.2V or 0.2V DQ0-DQ31 = Vcc - 0.2V, 0.2 V, or open	trAS ≤ 300ns trAS ≤ 1μs	-	1.4 1.8	mA	1,4,5
ICC8	Vcc Supply Current, Self-Refresh (SL-part only)	RAS & CAS ≤ 0.2V other pins same as ICC7		-	1.4	mA	5
VOL	Output Low Voltage	IOL = 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH = -5mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4, and ICC6 depend on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. For ICC1, ICC3 and ICC6, address can be changed maximum two times while RAS = VIL. For ICC4, address can be changed maximum once while CAS = VIH.
4. trAS (max.) = 1μs only applied to refresh of battery backup but trAS (max.) = 10μs is applied to normal functional operating.
5. ICC5 (max.) = 1.2mA, ICC7 and ICC8 are applied to SL-part only (HYM532224ASLW/ASLTW)

4675088 0005396 560

AC CHARACTERISTICS

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS = 0V, unless otherwise noted.) NOTE : 1, 2, 3

#	SYMBOL	PARAMETER	HYM532224A W-Series						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	105	-	125	-	145	-	ns	
2	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
3	tHPC	EDO Mode Cycle Time	25	-	30	-	35	-	ns	
4	tRHCP	Time from CAS Precharge	40	-	40	-	50	-	ns	
5	tRAC	Access Time from RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	17	-	20	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	35	-	45	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tCEZ	Output Buffer Turn-off Delay	0	15	0	15	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	2.5	50	2.5	50	2.5	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (EDO Mode)	60	125K	70	125K	80	125K	ns	
15	tRSH	RAS Hold Time	13	-	15	-	20	-	ns	
16	tCSH	CAS Hold Time	40	-	50	-	60	-	ns	
17	tCAS	CAS Pulse Width	13	10K	15	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	20	45	20	50	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	7	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	15	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	28	-	28	-	28	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	15	-	15	-	ns	
32	tWCR	Write Command Hold Time from RAS	53	-	53	-	58	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	15	-	15	-	15	-	ns	
35	tCWL	Write Command to CAS Lead Time	13	-	15	-	20	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	15	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	53	-	53	-	58	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	-	16	ms	
		SL-part	-	256	-	256	-	256	ms	12
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

■ 4675088 0005397 4T7 ■

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HYM532224A W-Series						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
42	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
43	tCPT	CAS Precharge Time (CBR Counter Test)	30	-	35	-	40	-	ns	
44	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
45	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRASS	RAS Pulse (Self Refresh)	100	-	100	-	100	-	ns	
47	tRPS	RAS Precharge Time (Self Refresh)	110	-	130	-	150	-	ns	
48	tCHS	CAS Hold Time from RAS (Self Refresh)	-50	-	-50	-	-50	-	ns	
49	tDOH	Output Data Hold Time	5	-	5	-	5	-	ns	
50	tREZ	Output Buffer Turn-off Delay (RAS)	0	15	0	15	0	15	ns	5,15
51	tWEZ	Output Buffer Turn-off Delay (WE)	0	15	0	15	0	15	ns	5
52	tWPE	WE Pulse Width for Output Disable	10	-	10	-	10	-	ns	
53	tWED	WE to Data Delay Time	15	-	15	-	15	-	ns	

4675088 0005398 333

NOTE :

1. An initial pause of 200 μ s is required after power-up followed by 8 **RAS** cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 **CAS**-before-**RAS** initialization cycles instead of 8 **RAS**-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. If **RAS**= **Vss** during power-up, the HYM532224A could begin an active cycle. This condition results in higher power-up current than necessary demands from the power-up. It is recommended that **RAS** and **CAS** track with **VCC** during power-up or be held at a valid **Vih** in order to minimize the power-up current.
3. Refer to the HY5118164B data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF.(**VOH**= 2.0v,**VOL**= 0.8V)
5. **tOEZ(max.)**, **TOEZ(MAX)**, **tREZ(MAX)** and **tWEZ(MAX)** define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either **trCH** or **trRH** must be satisfied for a read cycle.
7. These parameters are referenced to **CAS** leading edge in early write cycles and to **WE** leading edge in late write or read-modify-write cycles.
8. **twCS** is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If **twCS** \geq **twCS(min.)**, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the **trCD(max.)** limit insures that **trAC(max.)** can be met. **trCD(max.)** is specified as a reference point only. If **trCD** is greater than the specified **trCD(max.)** limit, then access time is controlled by **tCAC**.
10. Operation within the **trAD(max.)** limit insures that **trAC(max.)** can be met. **trAD(max.)** is specified as a reference point only. If **trAD** is greater than the specified **trAD(max.)** limit, then access time is controlled by **tAA**.
11. Measured with the specified current load and 100pF.
12. A burst of 1024 **CAS**-before-**RAS** refresh cycles must be executed within 16ms after exiting self refresh (for SL-part).
13. If **tcWD** \geq **twCS(MIN.)**, **trWD** \geq **trWD(MIN.)**, **tAWD** \geq **tAWD(MIN.)** and **tcpWD** \geq **tcpWD(MIN.)**, the cycle is a read modify write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time and until **CAS** goes back to **Vih**) is indeterminated.
14. In **CAS** before **RAS** self refresh mode.
 In case of using distributed **CAS** before **RAS** refresh, refresh 1024 times during a 256ms after reset
 In case of using burst **CAS** before **RAS** refresh, refresh 1024 times during a 16ms after reset
 In case of using **RAS** only refresh, refresh against all refresh address during a 16ms after reset
15. If **RAS** goes to high before **CAS** high going, the open circuit condition of the output is achieved by **CAS** high going. If **CAS** goes to high before **RAS** high going, the open circuit condition of the output is achieved by **RAS** high going.

CAPACITANCE


(**TA**= 25°C, **VCC**= 5V \pm 10%, **VSS**= 0V, **f**= 1MHz, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A9)	-	40	pF
CIN2	Input Capacitance (WE)	-	40	pF
CIN3	Input Capacitance (RAS0-RAS3)	-	15	pF
CIN4	Input Capacitance (CAS0-CAS3)	-	20	pF
CDQ	Data Input/output Capacitance (DQ0-DQ31)	-	15	pF


■ 4675088 0005399 27T ■

PACKAGE INFORMATION

72 pin Single Inline Memory Module (W ; Tin-Lead plated, WG ; Gold plated)
HYM532224A (SOJ Mounted)



HYM532224A (TSOP Mounted)



4675088 0005400 811

ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM532224AW	60/70/80		SIMM	Tin-Lead
HYM532224ASLW	60/70/80	SL-part	SIMM	Tin-Lead
HYM532224ATW	60/70/80		SIMM	Tin-Lead
HYM532224ASLTW	60/70/80	SL-part	SIMM	Tin-Lead
HYM532224AWG	60/70/80		SIMM	Gold
HYM532224ASLWG	60/70/80	SL-part	SIMM	Gold
HYM532224ATWG	60/70/80		SIMM	Gold
HYM532224ASLTWG	60/70/80	SL-part	SIMM	Gold

■ 4675088 0005401 758 ■