### 3 VOLT FlashFile<sup>™</sup> MEMORY

28F160S3 and 28F320S3 (x8/x16)

- Two 32-Byte Write Buffers
   2.7 µs per Byte Effective Programming Time
- Low Voltage Operation — 2.7 V or 3.3 V V<sub>CC</sub>
  - 2.7 V, 3.3 V or 5 V  $V_{PP}$
- 100 ns Read Access Time (16 Mbit) 110 ns Read Access Time (32 Mbit)
- High-Density Symmetrically-Blocked Architecture
  - 32 64-Kbyte Erase Blocks (16 Mbit)
  - 64 64-Kbyte Erase Blocks (32 Mbit)
- System Performance Enhancements
   STS Status Output
- Industry-Standard Packaging
   SSOP, and TSOP (16 Mbit)

- Cross-Compatible Command Support
   Intel Standard Command Set
  - Common Flash Interface (CFI)
  - Scaleable Command Set (SCS)
- Block Erase Cycles
  - 100,000 at 0 °C to +70 °C (Commercial)
  - 10,000 at -40 °C to +85 °C (Extended)
- Enhanced Data Protection Features
   Absolute Protection with V<sub>PP</sub> = GND
  - Flexible Block Locking
  - Block Erase/Program Lockout during Power Transitions
- Configurable x8 or x16 I/O
- Automation Suspend Options
  - Program Suspend to Read
  - Block Erase Suspend to Program
  - Block Erase Suspend to Read
- ETOX<sup>™</sup> V Nonvolatile Flash Technology

The Intel<sup>®</sup> 3 Volt FlashFile<sup>™</sup> memory provides high-density, low-cost, nonvolatile, read/write storage solutions for a wide range of applications. The 3 Volt FlashFile memories are available at various densities in the same package type. Their symmetrically-blocked architecture, flexible voltage, and extended cycling provide highly flexible components suitable for resident flash arrays, SIMMs, and memory cards. Enhanced suspend capabilities provide an ideal solution for code or data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the 3 Volt FlashFile memory offers three levels of protection: absolute protection with V<sub>PP</sub> at GND, selective block locking, and program/erase lockout during power transitions. These alternatives give designers ultimate control of their code security needs.

This family of products is manufactured on Intel<sup>®</sup> 0.4 µm ETOX<sup>™</sup> V process technology. It comes in the industry-standard 56-lead SSOP and µBGA packages. In addition, the 16-Mb device is available in the industry-standard 56-lead TSOP package.

NOTE: This document formerly known as Word-Wide FlashFile™ Memory Family 28F160S3, 28F320S3.

December 1998

Order Number: 290608-005

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F160S3 and 28F320S3 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-4725

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION, 1997, 1998

\*Third-party brands and names are the property of their respective owners.

CG-041493

### CONTENTS

#### PAGE

### 1.1 New Features......5 1.2 Product Overview......5 2.1 Data Protection ......10 3.1 Read ......11 3.2 Output Disable .....11 3.3 Standby.....11 3.4 Deep Power-Down ......11 3.5 Read Query Operation .....11 3.6 Read Identifier Codes Operation ......11 3.7 Write ......12 4.1 Read Array Command......16 4.2 Read Query Mode Command......16 4.2.1 Query Structure Output ......16 4.2.2 Query Structure Overview ......18 4.2.3 Block Status Register ......19 4.2.4 CFI Query Identification String......20 4.2.5 System Interface Information ......21 4.2.6 Device Geometry Definition ......22 4.2.7 Intel-Specific Extended Query Table ......23 4.3 Read Identifier Codes Command ......24 4.4 Read Status Register Command......24 4.6 Block Erase Command ......25 4.7 Full Chip Erase Command ......25

	PAGE
4.8 Write to Buffer Command	
4.9 Byte/Word Program Commands	
4.10 STS Configuration Command	
4.11 Block Erase Suspend Command	27
4.12 Program Suspend Command	
4.13 Set Block Lock-Bit Command	
4.14 Clear Block Lock-Bits Command	
5.0 DESIGN CONSIDERATIONS	
5.1 Three-Line Output Control	
5.2 STS and WSM Polling	
5.3 Power Supply Decoupling	
5.4 VPP Trace on Printed Circuit Boards	
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions	38
5.6 Power-Up/Down Protection	38
6.0 ELECTRICAL SPECIFICATIONS	39
6.1 Absolute Maximum Ratings	
6.2 Operating Conditions	39
6.3 Capacitance	40
6.4 DC Characteristics	40
6.5 AC Characteristics—Read-Only Operati	ions . 45
6.6 AC Characteristics—Write Operations	47
6.7 Erase, Write, and Lock-Bit Configuration Performance	
6.8 Erase, Write, and Lock-Bit Configuration Performance	
7.0 ORDERING INFORMATION	

## int<sub>el</sub>.

### **REVISION HISTORY**

Date of Revision	Version	Description
06/09/97	-001	Original version
11/10/97	-002	<ul> <li>Added commercial temperature specifications throughout the document. Updated Figure 4 by adding pinout letter and number designators, updating ball locations (F7), and making descriptive information more clear.</li> <li>Updated address in Figure 6.</li> <li>Updated addresses and added descriptive information in Table 9 and Table 10.</li> <li>Updated first paragraph of Section 4.8, <i>Write to Buffer Command</i>.</li> <li>Corrected documentation errors in Table 15 and Table 16.</li> <li>Updated Figure 7. Modified decision diamond for checking counter.</li> <li>Corrected documentation errors in Figure 12 and Figure 13.</li> <li>Updated Table 19 to include commercial and extended temperature range specifications and added V<sub>PPH3</sub>.</li> <li>Updated notes to Table 19. Changed note 4 to be a reference to Figure 13. Added note 5 (explanation of V<sub>PP1/2/3</sub>). Updated subsequent note numbers.</li> <li>Added Figure 17, <i>Block Erase, Program and Lock-Bit Configurations under V<sub>PP</sub>/V<sub>CC</sub> Voltage Combinations for 28F160/320S3 and updated subsequent table numbers.</i></li> <li>Updated Table 21 to show 16-Mb/32-Mb specifications more clearly.</li> <li>Corrected documentation error in Figure 19 and Table 24.</li> <li>Added µBGA* package mechanical specifications.</li> <li>Updated package designators and order codes in Appendix A.</li> </ul>
12/02/97	-003	Removed µBGA* package option.
01/29/98	-004	Corrected error in datasheet designation
12/10/98	-005	Added Max values for Erase, Write, and Lock-Bit performance, Section 6.8. Corrected Figure 11, Comments section from "Data = D0H" to "Data = 01H." Revised Section 6.5 AC Characteristics to reflect –75 Line Item. Name of document changed from <i>Word-Wide FlashFile™ Memory Family</i> 28F160S3, 28F320S3.

#### **1.0 INTRODUCTION**

This datasheet contains 16- and 32-Mbit 3 Volt FlashFile™ memory (28F160S3 and 28F320S3) specifications. Section 1.0 provides a flash memory overview. Sections 2.0 through 5.0 describe the memory organization and functionality. Section 6.0 covers electrical specifications for extended temperature product offerings. Finally, Section 7.0 provides ordering and reference information.

#### 1.1 New Features

The 3 Volt FlashFile memory family maintains basic compatibility with Intel's 28F016SA and 28F016SV. Key enhancements include:

- Common Flash Interface (CFI) Support
- Scaleable Command Set (SCS) Support
- Low Voltage Technology
- Enhanced Suspend Capabilities

They share a compatible status register, basic software commands, and pinout. These similarities enable a clean migration from the 28F016SA or 28F016SV. When upgrading, it is important to note the following differences:

- Because of new feature and density options, the devices have different manufacturer and device identifier codes. This allows for software optimization.
- New software commands.
- To take advantage of low voltage on the 28F160S3 and 28F320S3, allow V<sub>PP</sub> connection to V<sub>CC</sub>. The 28F160S3 and 28F320S3 do not support a 12 V V<sub>PP</sub> option.

#### 1.2 Product Overview

The 3 Volt FlashFile memory family provides density upgrades with pinout compatibility for the 16- and 32-Mbit densities. They are high-performance memories arranged as 1 Mword and 2 Mwords of 16 bits or 2 Mbyte and 4 Mbyte of 8 bits. This data is grouped in thirty-two and sixty-four 64-Kbyte blocks that can be erased, locked and unlocked in-system. Figure 1 shows the block diagram, and Figure 4 illustrates the memory organization.

### PRELIMINARY

This family of products are optimized for fast factory programming and low power designs. Specifically designed for 3 V systems, the 28F160S3 and 28F320S3 support read operations at 2.7 V–3.6 V V<sub>CC</sub> with block erase and program operations at 2.7 V–3.6 V and 5 V V<sub>PP</sub>. High programming performance is achieved through highly-optimized write buffers. A 5 V V<sub>PP</sub> option is available for even faster factory programming. For a simple low power design, V<sub>CC</sub> and V<sub>PP</sub> can be tied to 2.7 V. Additionally, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>  $\leq$  V<sub>PPLK</sub>.

Internal  $V_{PP}$  detection circuitry automatically configures the device for optimized write operations.

A Common Flash Interface (CFI) permits OEMspecified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward- and backward-compatible software support for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

Scaleable Command Set (SCS) allows a single, simple software driver in all host systems to work with all SCS-compliant flash memory devices, independent of system-level packaging (e.g., memory card, SIMM, or direct-to-board placement). Additionally, SCS provides the highest system/device data transfer rates and minimizes device and system-level implementation costs.

A Command User Interface (CUI) serves as the interface between the system processor and internal device operation. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, program, and lock-bit configuration operations.

A block erase operation erases one of the device's 64-Kbyte blocks typically within  $t_{WHQV2/EHQV2}$  independent of other blocks. Each block can be independently erased 100,000 times in the commercial temperature range (0 °C to +70 °C) and 10,000 times in the extended temperature range (-40 °C to +85 °C). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Data is programmed in byte, word or page increments. Program suspend mode enables the

#### 28F160S3/28F320S3



system to read data or execute code from any other flash memory array location.

The device incorporates two Write Buffers of 32 bytes (16 words) to allow optimum-performance data programming. This feature can improve system program performance by up to four times over non-buffer programming.

Individual block locking uses a combination of block lock-bits to lock and unlock blocks. Block lock-bits gate block erase, full chip erase, program and write to buffer operations. Lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and clear lock-bits.

The status register and the STS pin in RY/BY# mode indicate whether or not the device is busy executing an operation or ready for a new command. Polling the status register, system software retrieves WSM feedback. STS in RY/BY# mode gives an additional indicator of WSM activity by providing a hardware status signal. Like the status register, RY/BY#-low indicates that the WSM is performing a block erase, program, or lock-bit operation. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and program is inactive), program is suspended, or the device is in deep power-down mode. The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching).

The BYTE# pin allows either x8 or x16 read/writes to the device. BYTE# at logic low selects 8-bit mode with address  $A_0$  selecting between the low byte and high byte. BYTE# at logic high enables 16-bit operation with address  $A_1$  becoming the lowest order address. Address  $A_0$  is not used in 16-bit mode.

When one of the CE<sub>X</sub># pins (CE<sub>0</sub>#, CE<sub>1</sub>#) and RP# pins are at V<sub>CC</sub>, the component enters a CMOS standby mode. Driving RP# to GND enables a deep power-down mode which significantly reduces power consumption, provides write protection, resets the device, and clears the status register. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized.

#### 1.3 Pinout and Pin Description

The 16-Mbit device is available in the 56-lead TSOP and 56-lead SSOP packages. The 32-Mb device is available in the 56-lead SSOP package. The pinouts are shown in Figures 2 and 3.

PRELIMINARY




Figure 1. Block Diagram

Table 1. Pin Descriptions

Sym	Туре	Name and Function
A <sub>0</sub> -A <sub>21</sub>	INPUT	<b>ADDRESS INPUTS:</b> Address inputs for read and write operations are internally latched during a write cycle. $A_0$ selects high or low byte when operating in x8 mode. In x16 mode, $A_0$ is not used; input buffer is off.
		16-Mbit $\rightarrow A_0 - A_{20}$ 32-Mbit $\rightarrow A_0 - A_{21}$
DQ <sub>0</sub> - DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs data and commands during CUI write cycles; outputs data during memory array, status register, query and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders, and sense amplifiers. With $CE_0$ # or $CE_1$ # high, the device is deselected and power consumption reduces to standby levels. Both $CE_0$ # and $CE_1$ # must be low to select the device. Device selection occurs with the latter falling edge of $CE_0$ # or $CE_1$ #. The first rising edge of $CE_0$ # or $CE_1$ # disables the device.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> When driven low, RP# inhibits write operations which provides data protection during system power transitions, puts the device in deep power-down mode, and resets internal automation. RP#-high enables normal operation. Exit from deep power-down sets the device to read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
STS	OPEN DRAIN OUTPUT	<b>STATUS:</b> Indicates the status of the internal state machine. When configured in level mode (default), it acts as a RY/BY# pin. For this and alternate configurations of the STATUS pin, see the Configuration command. Tie STS to $V_{CC}$ with a pull-up resistor.
WP#	INPUT	WRITE PROTECT: Master control for block locking. When V <sub>IL</sub> , locked blocks cannot be erased or programmed, and block lock-bits cannot be set or cleared.
BYTE#	INPUT	BYTE ENABLE: Configures x8 mode (low) or x16 mode (high).
V <sub>PP</sub>	SUPPLY	BLOCK ERASE, PROGRAM, LOCK-BIT CONFIGURATION POWER SUPPLY: Necessary voltage to perform block erase, program, and lock-bit configuration operations. Do not float any power pins.
Vcc	SUPPLY	<b>DEVICE POWER SUPPLY:</b> Do not float any power pins. Do not attempt block erase, program, or block-lock configuration with invalid $V_{CC}$ values.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

PRELIMINARY

Figure 2. TSOP 56-Lead Pinout

28F016SV	28F320S3	28F160S3					28F160S3	28F320S3	28F016SV
28F016SA	28F320S5	28F160S5		~			28F160S5	28F320S5	28F016SA
CE <sub>0</sub> #	CE0#	CE0#		0		56	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>
A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>	<u>2</u>			55	R/P#	R/P#	R/P#
A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	3			54	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>
A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	4			53	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	5			52	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>
3/5#	NC	NC	6			51	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>
CE <sub>1</sub> #	CE <sub>1</sub> #	CE <sub>1</sub> #	7			50	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>
NC	(A <sub>21</sub> )	NC	8			49	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>
A <sub>20</sub>	A <sub>20</sub>	A <sub>20</sub>	9			48	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>
A 19	A <sub>19</sub>	A <sub>19</sub>	10			47	A <sub>5</sub>	А <sub>5</sub>	A <sub>5</sub>
A <sub>18</sub>	A <sub>18</sub>	A <sub>18</sub>	11		56-LEAD SSOP	46	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>
A <sub>17</sub>	A <sub>17</sub>	A <sub>17</sub>	12		STANDARD PINOUT	45	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>
A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>	13		40 00 7	44	GND	GND	GND
V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	14		16 mm x 23.7 mm TOP VIEW	43	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>
GND	GND	GND	15		TOT VIEW	42	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
DQ <sub>6</sub>	$DQ_6$	DQ <sub>6</sub>	16			41	DQ	DQ	DQ
DQ <sub>14</sub>	DQ <sub>14</sub>	DQ <sub>14</sub>	17			40	DQ	DQ	DQ
DQ <sub>7</sub>	DQ <sub>7</sub>	DQ <sub>7</sub>	18			39	DQ	DQ	DQ
DQ <sub>15</sub>	DQ <sub>15</sub>	DQ <sub>15</sub>	19			38	DQ	DQ	DQ
RY/BY#	STS	STS	20			37	A	A <sub>0</sub>	A
OE#	OE#	OE#	21			36	BYTE#	BYTE#	BYTE#
WE#	WE#	WE#	22			35	NC	NC	NC
WP#	WP#	WP#	23			34	NC	NC	NC
DQ <sub>13</sub>	DQ <sub>13</sub>	DQ <sub>13</sub>	24			33	DQ,	DQ <sub>2</sub>	DQ <sub>2</sub>
DQ <sub>5</sub>	DQ <sub>5</sub>	DQ <sub>5</sub>	25			32	DQ <sub>10</sub>	DQ <sub>10</sub>	DQ <sub>10</sub>
DQ <sub>12</sub>	DQ <sub>12</sub>	DQ <sub>12</sub>	26			31	DQ	DQ <sub>3</sub>	DQ 1
DQ <sub>4</sub>	$DQ_4$	DQ4	27			30	DQ11	DQ <sub>11</sub>	DQ <sub>11</sub>
V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	28			29	GND	GND	GND
							L		
	lighlights pi	nout change	<del>2</del> 5.						
									0608_03

Figure 3. SSOP 56-Lead Pinout

#### 2.0 PRINCIPLES OF OPERATION

The 3 Volt memories include an on-chip Write State Machine (WSM) to manage block erase, program, and lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure, programming, lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see *Bus Operations*), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Read array, status register, query, and identifier codes can be accessed through the CUI independent of the  $V_{\mathsf{PP}}$  voltage. Proper

programming voltage on V<sub>PP</sub> enables successful block erasure, program, and lock-bit configuration. All functions associated with altering memory contents—block erase, program, lock-bit configuration—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM that controls the block erase, programming, and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, identifier codes, or status register data.

Interface software that initiates and polls progress of block erase, programming, and lockbit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Program suspend allows system software to suspend a program to read data from any other flash memory array location.

#### 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable or hardwired to  $V_{PPH1/2/3}$ . The device supports either design practice, and encourages optimization of the processormemory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. When high voltage is applied to  $V_{PP}$ , the two-step block erase, program, or lock-bit configuration command sequences provide protection from unwanted operations. All write functions are disabled when  $V_{CC}$  voltage is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{1L}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration.

#### 3.0 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.




Figure 4. Memory Map

PRELIMINARY

#### 3.1 Read

Block information, query information, identifier codes and status registers can be read independent of the  $V_{PP}$  voltage.

The first task is to place the device into the desired read mode by writing the appropriate read-mode command (Read Array, Query, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Control pins dictate the data flow in and out of the component. CE<sub>0</sub>#, CE<sub>1</sub># and OE# must be driven active to obtain data at the outputs. CEo# and CE1# are the device selection controls, and, when both are active, enable the selected memory device. OE# is the data output (DQ0-DQ<sub>15</sub>) control: When active it drives the selected memory data onto the I/O bus. WE# must be at V<sub>IH</sub> and RP# must be at V<sub>IH</sub>. Figure 17 illustrates a read cycle.

#### 3.2 Output Disable

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins  $DQ_0-DQ_{15}$  are placed in a high-impedance state.

#### 3.3 Standby

CE<sub>0</sub># or CE<sub>1</sub># at a logic-high level (V<sub>IH</sub>) places the device in standby mode, substantially reducing device power consumption.  $DQ_0-DQ_{15}$ (or  $DQ_0-DQ_7$  in x8 mode) outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, programming, or lock-bit configuration, the device continues functioning and consuming active power until the operation completes.

#### 3.4 Deep Power-Down

RP# at VIL initiates the deep power-down mode.

In read mode, RP#-low deselects the memory, places output drivers in a high-impedance state, and turns off all internal circuits. RP# must be held low for time  $t_{PLPH}$ . Time  $t_{PHQV}$  is required

### PRELIMINARY

after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H.

During block erase, programming, or lock-bit configuration modes, RP#-low will abort the operation. STS in RY/BY# mode remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially corrupted after programming or partially altered after an erase or lock-bit configuration. Time t<sub>PHWL</sub> is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

It is important in any automated system to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, programming, or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. Intel's Flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

#### 3.5 Read Query Operation

The read query operation outputs block status, Common Flash Interface (CFI) ID string, system interface, device geometry, and Intel-specific extended query information.

#### 3.6 Read Identifier Codes Operation

The read-identifier codes operation outputs the manufacturer code, device code, and block lock configuration codes for each block configuration (see Figure 5). Using the manufacturer and device codes, the system software can automatically match the device with its proper algorithms. The block-lock configuration codes identify each block's lock-bit setting.




Figure 5. Device Identifier Code Memory Map

#### 3.7 Write

Writing commands to the CUI enables reading of device data, query, identifier codes, inspection and clearing of the status register. Additionally, when  $V_{PP} = V_{PPH1/2/3}$ , block erasure, programming, and lock-bit configuration can also be performed.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte/Word Write command requires the command and address of the location to be written. Set Block Lock-Bit commands require the command and address within the block to be locked. The Clear Block Lock-Bits command requires the command and an address within the device.

The CUI does not occupy an addressable memory location. It is written when WE#,  $CE_0$ #, and  $CE_1$ # are active and OE# = V<sub>IH</sub>. The address and data needed to execute a command are latched on the rising edge of WE# or  $CE_X$ # ( $CE_0$ #,  $CE_1$ #), whichever goes high first. Standard microprocessor write timings are used. Figure 18 illustrates a write operation.

#### 4.0 COMMAND DEFINITIONS

 $V_{PP}$  voltage  $\leq V_{PPLK}$  enables read operations from the status register, identifier codes, or memory blocks. Placing  $V_{PPH1/2/3}$  on  $V_{PP}$  enables successful block erase, programming, and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. and Table 3 define these commands.

PRELIMINARY

					-					
Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	<b>OE#</b> (11)	<b>WE#</b> (11)	Address	V <sub>PP</sub>	<b>DQ</b> (8)	<b>STS</b> (3)
Read	1,2	VIH	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	Х
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	Х
Standby		VIH	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z	Х
			$V_{\rm IH}$	$V_{IL}$						
			$V_{\rm IH}$	$V_{\text{IH}}$						
Reset/Power- Down Mode	10	$V_{\text{IL}}$	Х	х	Х	Х	Х	Х	High Z	High Z <sup>(9)</sup>
Read Identifier Codes	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 5	Х	D <sub>OUT</sub>	High Z <sup>(9)</sup>
Read Query	5	VIH	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 6	Х	D <sub>OUT</sub>	High Z <sup>(9)</sup>
Write	3,6,7	VIH	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	V <sub>PPH1/2/3</sub>	D <sub>IN</sub>	Х

#### Table 2. Bus Operations

NOTES:

1. Refer to *DC Characteristics*. When  $V_{PP} \leq V_{PPLK}$ , memory contents can be read, but not altered.

 X can be V<sub>IL</sub> or V<sub>IH</sub> for control and address input pins and V<sub>PPLK</sub> or V<sub>PPH1/2/3</sub> for V<sub>PP</sub>. See Section 6.4, *DC Characteristics*, for V<sub>PPLK</sub> and V<sub>PPH1/2/3</sub> voltages.

3. STS in level RY/BY# mode (default) is  $V_{OL}$  when the WSM is executing internal block erase, programming, or lock-bit configuration algorithms. It is  $V_{OH}$  when the WSM is not busy, in block erase suspend mode (with programming inactive), program suspend mode, or deep power-down mode.

4. See Section 4.3 for read identifier code data.

5. See Section 4.2 for read query data.

6. Command writes involving block erase, write, or lock-bit configuration are reliably executed when  $V_{PP} = V_{PPH1/2/3}$  and  $V_{CC} = V_{CC1/2}$  (see Section 6.2).

7. Refer to Table 3 for valid  $\mathsf{D}_{\mathsf{IN}}$  during a write operation.

8. DQ refers to  $DQ_{0-7}$  if BYTE# is low and  $DQ_{0-15}$  if BYTE# is high.

9. High Z will be  $V_{\text{OH}}$  with an external pull-up resistor.

10. RP# at GND  $\pm$  0.2 V ensures the lowest deep power-down current.

11.  $OE\# = V_{IL}$  and  $WE\# = V_{IL}$  concurrently is an undefined state and should not be attempted.

### int<sub>el</sub>.

Command	Scaleable or Basic Command Set <sup>(14)</sup>	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
				Oper <sup>(1)</sup>	Addr(2)	Data(3,4)	Oper <sup>(1)</sup>	Addr(2)	Data(3,4)
Read Array	SCS/BCS	1		Write	Х	FFH			
Read Identifier Codes	SCS/BCS	≥2	5	Write	Х	90H	Read	IA	ID
Read Query	SCS	≥2		Write	Х	98H	Read	QA	QD
Read Status Register	SCS/BCS	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	SCS/BCS	1		Write	Х	50H			
Write to Buffer	SCS	> 2	8, 9, 10	Write	BA	E8H	Write	BA	Ν
Word/Byte Program	SCS/BCS	2	6,7	Write	Х	40H or 10H	Write	PA	PD
Block Erase	SCS/BCS	2	6,10	Write	Х	20H	Write	BA	D0H
Block Erase, Word/Byte Program Suspend	SCS/BCS	1	6	Write	Х	B0H			
Block Erase, Word/Byte Program Resume	SCS/BCS	1	6	Write	Х	D0H			
STS pin Configuration	SCS	2		Write	Х	B8H	Write	Х	CC
Set Block Lock-Bit	SCS	2	11	Write	Х	60H	Write	BA	01H
Clear Block Lock-Bits	SCS	2	12	Write	Х	60H	Write	Х	D0H
Full Chip Erase	SCS	2	10	Write	Х	30H	Write	Х	D0H

#### Table 3. 3 Volt FlashFile<sup>™</sup> Memory (28F160S3. 28F320S3) Command Set Definitions<sup>(13)</sup>

PRELIMINARY

#### NOTES:

- 1. Bus operations are defined in Table 2.
- 2. X = Any valid address within the device.
- BA = Address within the block being erased or locked. IA = Identifier Code Address: see Table 12. QA = Query database Address.
- PA = Address of memory location to be programmed.
- ID = Data read from Query database.
   SRD = Data read from status register. See Table 15 for a description of the status register bits.
   PD = Data to be programmed at location PA. Data is latched on the rising edge of WE#.
   CC = Configuration Code. (See Table 14.)
- 4. The upper byte of the data bus (DQ<sub>8-15</sub>) during command writes is a "Don't Care" in x16 operation.
- 5. Following the Read Identifier Codes command, read operations access manufacturer, device, and block-lock codes. See Section 4.3 for read identifier code data.
- If a block is locked (i.e., the block's lock-bit is set to 0), WP# must be at V<sub>IH</sub> in order to perform block erase, program and suspend operations. Attempts to issue a block erase, program and suspend operation to a locked block while WP# is V<sub>L</sub> will fail.
- 7. Either 40H or 10H are recognized by the WSM as the byte/word program setup.
- 8. After the Write to Buffer command is issued, check the XSR to make sure a Write Buffer is available.
- 9. N = byte/word count argument such that the number of bytes/words to be written to the input buffer = N + 1. N = 0 is 1 byte/word length, and so on. Write to Buffer is a multi-cycle operation, where a byte/word count of N + 1 is written to the correct memory address (WA) with the proper data (WD). The Confirm command (D0h) is expected after exactly N + 1 write cycles; any other command at that point in the sequence aborts the buffered write. Writing a byte/word count outside the buffer boundary causes unexpected results and should be avoided.
- 10. The write to buffer, block erase, or full chip erase operation does not begin until a Confirm command (D0h) is issued. Confirm also reactivates suspended operations.
- 11. A block lock-bit can be set only while WP# is  $V_{\mbox{\scriptsize IH}}.$
- 12. WP# must be at VIH to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 13. Commands other than those shown above are reserved for future use and should not be used.
- 14. The Basic Command Set (BCS) is the same as the 28F008SA Command Set or Intel Standard Command Set. The Scaleable Command Set (SCS) is also referred to as the Intel Extended Command Set.

#### 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started block erase, program, or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation—unless the WSM is suspended via an Erase-Suspend or Program-Suspend command. The Read Array command functions independently of the VPP voltage.

#### 4.2 Read Query Mode Command

This section defines the data structure or "database" returned by the Common Flash Interface (CFI) Query command. System software should parse this structure to gain critical information such as block size, density, x8/x16, and electrical specifications. Once this information has been obtained, the software will know which command sets to use to enable flash writes, block erases, and otherwise control the flash component. The Query is part of an overall specification for multiple command set and control interface descriptions called Common Flash Interface, or CFI.

#### 4.2.1 QUERY STRUCTURE OUTPUT

The Query "database" allows system software to gain critical information for controlling the flash component. This section describes the device's CFI-compliant interface that allows the host system to access Query data.

Query data are always presented on the lowestorder data outputs ( $DQ_{0-7}$ ) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this device, the Query table device starting address is a 10h word address, since the maximum bus width is x16.

For this word-wide (x16) device, the first two bytes of the Query structure, "Q" and "R" in ASCII, appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00H data on upper bytes. Thus, the device outputs ASCII "Q" in the low byte (DQ<sub>0-7</sub>) and 00h in the high byte (DQ<sub>8-15</sub>).

Since the device is x8/x16 capable, the x8 data is still presented in word-relative (16-bit) addresses. However, the "fill data" (00h) is not the same as driven by the upper bytes in the x16 mode. As in x16 mode, the byte address (A<sub>0</sub>) is ignored for Query output so that the "odd byte address" (A<sub>0</sub> high) repeats the "even byte address" data (A<sub>0</sub> low). Therefore, in x8 mode using byte addressing, the device will output the sequence "Q", "Q", "R", "R", "Y", "Y", and so on, beginning at byte-relative address 20h (which is equivalent to word offset 10h in x16 mode).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

PRELIMINARY

Device Type/Mode	Word A	Addressing	Byte Addressing			
	Location	Query Data Hex, ASCII	Location	Query Data Hex, ASCII		
x16 device/ x16 mode	10h 11h 12h	0051h "Q" 0052h "R" 0059h "Y"	20h 21h 22h	51h "Q" 00h null 52h "R"		
x16 device/ x8 mode	N/A(1)	N/A	20h 21h 22h	51h "Q" 51h "Q" 52h "R"		

NOTE:

 The system must drive the lowest order addresses to access all the device's array data when the device is configured in x8 mode. Therefore, word addressing where lower addresses are not toggled by the system is "Not Applicable" for x8configured devices.

Device Address	Word Addressing: Query Data	Byte Address	Byte Addressing: Query Data
A <sub>16</sub> –A <sub>1</sub>	D <sub>15</sub> –D <sub>0</sub>	A <sub>7</sub> –A <sub>0</sub>	D <sub>7</sub> –D <sub>0</sub>
0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 	0051h "Q" 0052h "R" 0059h "Y" P_ID <sub>LO</sub> PrVendor P_ID <sub>HI</sub> ID # P <sub>LO</sub> PrVendor P <sub>HI</sub> TbIAdr A_ID <sub>LO</sub> AltVendor A_ID <sub>HI</sub> ID # 	20h 21h 22h 23h 24h 25h 26h 27h 28h 	51h "Q" 51h "Q" 52h "R" 52h "R" 59h "Y" 59h "Y" P_ID <sub>LO</sub> PrVendor P_ID <sub>LO</sub> ID # P_ID <sub>HI</sub> "

Table 5. Example of Query Structure Output of a x16- and x8-Capable Device

#### 4.2.2 QUERY STRUCTURE OVERVIEW

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or "database." The structure sub-sections and address locations are summarized in Table 8.

The following sections describe the Query structure sub-sections in detail.

#### Table 6. Query Structure<sup>(1)</sup>

Offset	Sub-Section Name	Description
00h		Manufacturer Code
01h		Device Code
(BA+2)h <sup>(2)</sup>	Block Status Register	Block-specific information
04-0Fh	Reserved	Reserved for vendor-specific information
10h	CFI Query Identification String	Command set ID and vendor data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
P(3)	Primary Intel-Specific Extended Query Table	Vendor-defined additional information specific to the Primary Vendor Algorithm

NOTES:

1. Refer to Section 4.2.1 and Table 4 for the detailed definition of offset address as a function of device word width and mode.

2. BA = The beginning location of a Block Address (i.e., 08000h is the beginning location of block 1 when the block size is 32 Kword).

3. Offset 15 defines "P" which points to the Primary Intel-specific Extended Query Table.



#### 4.2.3 BLOCK STATUS REGISTER

The block status register indicates whether an erase operation completed successfully or whether a given block is locked or can be accessed for flash program/erase operations.

Block Erase Status (BSR.1) allows system software to determine the success of the last block erase operation. BSR.1 can be used just after power-up to verify that the  $V_{CC}$  supply was not accidentally removed during an erase operation. This bit is only reset by issuing another erase operation to the block. The block status register is accessed from word address 02h within each block.

Offset	Length (bytes)	Description	28F320S3/ 28F160S3 x16 Device/Mode	
(BA+2)h <sup>(1)</sup>	01h	Block Status Register	BA+2: 0000h or 0001h	
		BSR.0 = Block Lock Status 1 = Locked 0 = Unlocked	BA+2 (bit 0): 0 or 1	
		BSR.1 = Block Erase Status         1 = Last erase operation did not complete         successfully         0 = Last erase operation completed successfully	BA+2 (bit 1): 0 or 1	
		BSR 2-7 Reserved for future use	BA+2 (bits 2-7): 0	

NOTE:

1. BA = The beginning location of a Block Address (i.e., 008000h is the beginning location of block 1 in word mode.)



#### 4.2.4 CFI QUERY IDENTIFICATION STRING

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version of the specification and which vendor-specified command set(s) is (are) supported.

#### Table 8. CFI Identification

Offset	Length (Bytes)	Description		28F320S3/ 28F160S3	
10h	03h	Query-Unique ASCII string "QRY"	10: 11: 12:	0051h 0052h 0059h	
13h	02h	Primary Vendor Command Set and Control Interface ID Code 16-bit ID Code for Vendor-Specified Algorithms	13: 14:	0001h 0000h	
15h	02h	Address for Primary Algorithm Extended Query Table Offset value = $P = 31h$	15: 16:	0031h 0000h	
17h	02h	Alternate Vendor Command Set and Control Interface ID Code Second Vendor-Specified Algorithm Supported Note: 0000h means none exists	17: 18:	0000h 0000h	
19h	02h	Address for Secondary Algorithm Extended Query Table Note: 0000h means none exists	19: 1A:	0000h 0000h	

#### 4.2.5 SYSTEM INTERFACE INFORMATION

The following device information can be useful in optimizing system interface software.

Table 9. Sy	stem Interface Information
-------------	----------------------------

Offset	Length (bytes)	Description	28F160S3	28F320S3
1Bh	01h	V <sub>CC</sub> Logic Supply Minimum Program/Erase Voltage bits 7–4 BCD volts bits 3–0 BCD 100 mv	1B: 0027h	1B: 0027h
1Ch	01h	V <sub>CC</sub> Logic Supply Maximum Program/Erase Voltage bits 7–4 BCD volts bits 3–0 BCD 100 mv	1C: 0055h	1C: 0055h
1Dh	01h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase Voltage bits 7–4 HEX volts bits 3–0 BCD 100 mv	1D: 0027h	1D: 0027h
1Eh	01h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase Voltage bits 7–4 HEX volts bits 3–0 BCD 100 mv	1E: 0055h	1E: 0055h
1Fh	01h	Typical Time-Out per Single Byte/Word Program, 2 <sup>N</sup> μsec	1F: 0003h (2 <sup>3</sup> = 8)	1F: 0003h (2 <sup>3</sup> = 8)
20h	01h	Typical Time-Out for Max. Buffer Write, 2 <sup>N</sup> µsec	20: 0006h (2 <sup>6</sup> = 64)	20: 0006h (2 <sup>6</sup> = 64)
21h	01h	Typical Time-Out per Individual Block Erase, 2 <sup>N</sup> msec	21: 000Ah (0Ah = 10d, 2 <sup>10</sup> = 1024)	21: 000Ah (0Ah = 10d, 2 <sup>10</sup> = 1024)
22h	01h	Typical Time-Out for Full Chip Erase, 2 <sup>N</sup> msec	22: 000Fh (0Fh = 15d, 2 <sup>15</sup> = 32768)	22: 000Fh (0Fh = 15d, 2 <sup>15</sup> = 32768)
23h	01h	Maximum Time-Out for Byte/Word Program, 2 <sup>N</sup> Times Typical	23: 0004h (2 <sup>4</sup> = 16, 16xTypical)	23: 0004h (2 <sup>4</sup> = 16, 16xTypical)
24h	01h	Maximum Time-Out for Buffer Write, 2 <sup>N</sup> Times Typical (2 <sup>4</sup> = 16, 16 x Typical)	24: 0004h (2 <sup>4</sup> = 16, 16xTypical)	24: 0004h (2 <sup>4</sup> = 16, 16xTypical)
25h	01h	Maximum Time-Out per Individual Block Erase, 2 <sup>N</sup> Times Typical (2 <sup>4</sup> = 16, 16 x Typical)	25: 0004h (2 <sup>4</sup> = 16, 16xTypical)	25: 0004h (2 <sup>4</sup> = 16, 16xTypical)
26h	01h	Maximum Time-Out for Full Chip Erase, 2 <sup>N</sup> Times Typical (2 <sup>4</sup> = 16, 16 x Typical)	26: 0004h (2 <sup>4</sup> = 16, 16xTypical)	26: 0004h (2 <sup>4</sup> = 16, 16xTypical)

#### 4.2.6 DEVICE GEOMETRY DEFINITION

This field provides critical details of the flash device geometry.

Offset	Length (bytes)	Description	28F160S3	28F320S3	
27h	01h	Device Size = 2 <sup>N</sup> in Number of Bytes	27: 0015h (15h = 21d, 2 <sup>21</sup> = 2097152 bytes = 2 MB = 16 Mb)	27: 0016h (16h = 22d, 2 <sup>22</sup> = 4194304 bytes = 4 MB = 32 Mb)	
28h	02h	Flash Device Interface Description <u>value</u> meaning 0002h x8/x16 asynchronous	28: 0002h 29: 0000h	28: 0002h 29: 0000h	
2Ah	02h	Maximum Number of Bytes in Write Buffer $= 2^{N}$	2A: 0005h 2B: 0000h (2 <sup>5</sup> = 32)	2A: 0005h 2B: 0000h (2 <sup>5</sup> = 32)	
2Ch	01h	Number of Erase Block Regions within Device:	2C: 0001h	2C: 0001h	
		bits 7–0 = x = # of regions within the device containing one or more contiguous Erase Blocks of the same size.			
2Dh	04h	Erase Block Region Information			
		<b>bits 15–0 = y</b> , where y+1 = number of erase blocks of identical size within region.	y: 2D: 001Fh 2E: 0000h (1Fh+1=32 blocks)	y: 2D: 003Fh 2E: 0000h (3Fh+1=64 blocks)	
		<b>bits 31–16 = z</b> , where the erase block(s) within this region are $z \times 256$ Bytes. z is the number of "256-Byte" clusters in an erase block.	z: 2F: 0000h 30: 0001h (100h = 256, 256 x 256 = 64 KB)	z: 2F: 0000h 30: 0001h (100h = 256, 256 x 256= 64 KB)	

#### Table 10. Device Geometry Definition

### 4.2.7 INTEL-SPECIFIC EXTENDED QUERY TABLE

Certain flash features and commands are optional. The Intel-Specific Extended Query table specifies this and other similar types of information.

Offset <sup>(1)</sup>	Length (bytes)	Description		Data
(P)h	03h	Primary Extended Query Table Unique ASCII String "PRI"	31: 32: 33:	0050h 0052h 0049h
(P+3)h	01h	Major Version Number, ASCII	34:	0031h
(P+4)h	01h	Minor Version Number, ASCII	35:	0030h
(P+5)h	04h	Optional Feature & Command Supportbit 0Chip Erase Supported(1=yes, 0=no)bit 1Suspend Erase Supported(1=yes, 0=no)bit 2Suspend Program Supported(1=yes, 0=no)bit 3Lock/Unlock Supported(1=yes, 0=no)bit 4Queued Erase Supported(1=yes, 0=no)	36: 37: 38: 39:	000Fh 0000h 0000h 0000h
		bits 5–31 Reserved for future use; undefined bits are "0"		
(P+9)h	01h	Supported Functions after Suspend	3A:	0001h
		Read Array, Status, and Query are always supported during suspended Erase or Program operation. This field defines other operations supported.		
		bit 0 Program Supported after Erase Suspend ( <b>1=yes</b> , 0=no)		
		bits 1-7 Reserved for future use; undefined bits are "0"		
(P+A)h	02h	Block Status Register Mask	3B:	0003h
		Defines which bits in the Block Status Register section of Query are implemented.	3C:	0000h
		<ul> <li>bit 0 Block Status Register Lock-Bit [BSR.0] active (1=yes, 0=no)</li> <li>bit 1 Block Erase Status Bit [BSR.1] active (1=yes, 0=no)</li> </ul>		
		bits 2-15 Reserved for future use; undefined bits are "0"		

NOTES:

1. The variable P is a pointer which is defined at offset 15h in Table 8.

Offset	Length (bytes)	Description		Data
(P+C)h	01h	V <sub>CC</sub> Logic Supply Optimum Program/Erase voltage (highest performance)	3D:	0050h
		bits 7–4BCD value in voltsbits 3–0BCD value in 100 mv		
(P+D)h	01h	VPP [Programming] Supply Optimum Program/Erase voltage	3E:	0050h
		bits 7–4HEX value in voltsbits 3–0BCD value in 100 mv		
(P+E)h	reserved	Reserved for future use		

#### Table 11. Primary-Vendor Specific Extended Query (Continued)

#### Table 12. Identifier Codes

Code	Address <sup>(2)</sup>	Data	
Manufacturer Code		000000	B0
Device Code	16 Mbit	000001	D0
	32 Mbit	000001	D4
Block Lock Configu	ration	X0002(1)	
Block Is Unlocked	b		$DQ_0 = 0$
<ul> <li>Block Is Locked</li> </ul>		$DQ_0 = 1$	
<ul> <li>Reserved for Fut</li> </ul>	ure Use		DQ <sub>2-7</sub>
Block Erase Status	x0002(1)		
<ul> <li>Last erase compl successfully</li> </ul>		DQ <sub>1</sub> = 0	
<ul> <li>Last erase did no complete succe</li> </ul>		DQ <sub>1</sub> = 1	
Reserved for Fut	ure Use		DQ <sub>2-7</sub>

#### NOTES:

 X selects the specific block lock configuration code. See Figure 5 for the device identifier code memory map.

2. A\_0 should be ignored in this address. The lowest order address line is  $A_1$  in both word and byte mode.

#### 4.3 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 5 retrieve the manufacturer, device, block lock configuration, and block erase status codes (see Table 12 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage. Following the Read Identifier Codes command, the information in Table 12 can be read.

#### 4.4 Read Status Register Command

The status register may be read to determine when programming, block erasure, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE#, CE<sub>0</sub>#, or CE<sub>1</sub># whichever occurs last. OE# or CE<sub>X</sub># must toggle to V<sub>IH</sub> to update the status register latch. The Read Status Register command functions independently of the V<sub>PP</sub> voltage.

#### PRELIMINARY

Following a program, block erase, set block lock-bit, or clear block lock-bits command sequence, only SR.7 is valid until the Write State Machine completes or suspends the operation. Device I/O pins  $DQ_{0-6}$  and  $DQ_{8-15}$  are invalid. When the operation completes or suspends (SR.7 = 1), all contents of the status register are valid when read.

The eXtended Status Register (XSR) may be read to determine Write Buffer availability (see Table 16). The XSR may be read at any time by writing the Write to Buffer command. After writing this command, all subsequent read operations output data from the XSR, until another valid command is written. The contents of the XSR are latched on the falling edge of OE# or CE<sub>X</sub># whichever occurs last in the read cycle. Write to buffer command must be re-issued to update the XSR latch.

#### 4.5 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 15). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or programming several bytes/words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command is written. It functions independently of the applied  $V_{PP}$  voltage. This command is not functional during block erase or program suspend modes.

#### 4.6 Block Erase Command

Block Erase is executed one block at a time and initiated by a two-cycle command. A Block Erase Setup command is written first, followed by a Confirm command. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 9). The CPU can detect block erase completion by

### PRELIMINARY

analyzing STS in level RY/BY# mode or status register bit SR.7. Toggle OE#,  $CE_0$ #, or  $CE_1$ # to update the status register.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1." Also, reliable block erasure can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2/3}$ . In the absence of these voltages, block contents are protected against erasure. If block erase is attempted while V<sub>PP</sub> ≤ V<sub>PPLK</sub>, SR.3 and SR.5 will be set to "1." Successful block erase requires that the corresponding block lock-bit be cleared, or WP# = VIH. If block erase is attempted when the corresponding block lock-bit is set and WP# =  $V_{IL}$ , the block erase will fail and SR.1 and SR.5 will be set to "1.'

#### 4.7 Full Chip Erase Command

The Full Chip Erase command followed by a Confirm command erases all unlocked blocks. After the Confirm command is written, the device erases all unlocked blocks from block 0 to block 31 (or 63) sequentially. Block preconditioning, erase, and verify are handled internally by the WSM. After the Full Chip Erase command sequence is written to the CUI, the device automatically outputs the status register data when read. The CPU can detect full chip erase completion by polling the STS pin in level RY/BY# mode or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked to see if the operation completed successfully. If an erase error occurred, the status register should be cleared before issuing the next command. The CUI remains in read status register mode until a new command is issued. If an error is detected while erasing a block during a full chip erase operation, the WSM skips the remaining cells in that block and proceeds to erase the next block. Reading the block valid status code by issuing the Read Identifier Codes command or Query command informs the user of which block(s) failed to erase.

#### 28F160S3/28F320S3

This two-step command sequence of setup followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to 1. Also, reliable full chip erasure can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2/3}$ . In the absence of these voltages, block contents are protected against erasure. If full chip erase is attempted while  $V_{PP} \le V_{PPLK}$ , SR.3 and SR.5 will be set to 1. When WP# =  $V_{IL}$ , only unlocked blocks are erased. Full chip erase cannot be suspended.

#### 4.8 Write to Buffer Command

To program the flash device via the write buffers, a Write to Buffer command sequence is initiated. A variable number of bytes or words, up to the buffer size, can be written into the buffer and programmed to the flash device. First, the Write to Buffer Setup command is issued along with the Block Address. At this point, the XSR information is loaded and XSR.7 indicates that another Write to Buffer command is possible. If XSR.7 = 0, no write buffer is available. To retry, continue monitoring XSR.7 by issuing the Write to Buffer Setup command with the Block Address until XSR.7 = 1. When XSR.7 transitions to a "1," the buffer is ready for loading.

Next, a word or byte count is issued at a valid address within the block. On the next write, a device start address is given along with the write buffer data. For maximum programming performance and lower power, align the start address at the beginning of a write buffer boundary. Subsequent writes must supply additional device addresses and data, depending on the count. All subsequent addresses must lie within the start address plus the count.

After the final buffer data is given, a Write Confirm command is issued. This initiates the WSM to begin copying the buffer data to the flash memory. If a command other than Write Confirm is written to the device, an "Invalid Command/Sequence" error will be generated and status register bits SR.5 and SR.4 will be set to "1." For additional buffer writes, issue another Write to Buffer Setup command and check XSR.7. The write buffers can be loaded while the WSM is busy as long as XSR.7 indicates that a buffer Flowchart.



If an error occurs while writing, the device will stop programming, and status register bit SR.4 will be set to a "1" to indicate a program failure. Any time a media failure occurs during a program or an erase (SR.4 or SR.5 is set), the device will not accept any more Write to Buffer commands. Additionally, if the user attempts to write past an erase block boundary with a Write to Buffer command, the device will abort programming. This will generate an "Invalid Command/Sequence" error and status register bits SR.5 and SR.4 will be set to "1." To clear SR.4 and/or SR.5, issue a Clear Status Register command.

Reliable buffered programming can only occur when  $V_{CC}$  =  $V_{CC1/2}$  and  $V_{PP}$  =  $V_{PPH1/2/3}$ . If programming is attempted while  $V_{PP} \leq V_{PPLK}$ , status register bits SR.4 and SR.5 will be set to "1." Programming attempts with invalid  $V_{CC}$  and  $V_{PP}$  voltages produce spurious results and should not be attempted. Finally, successful programming requires that the corresponding Block Lock-Bit be cleared, or WP# =  $V_{IH}$ . If a buffered write is attempted when the corresponding Block Lock-Bit is set and WP# =  $V_{IL}$ , SR.1 and SR.4 will be set to "1."

#### 4.9 Byte/Word Program Commands

Byte/Word programming is executed by a two-cycle command sequence. Byte/Word Program setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the program and verify algorithms internally. After the write sequence is written, the device automatically outputs status register data when read. The CPU can detect the completion of the program event by analyzing STS in level RY/BY# mode or status register bit SR.7.

When programming is complete, status register bit SR.4 should be checked. If a programming error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully program to "0"s. The CUI remains in read status register mode until it receives another command. Refer to Figure 7 for the *Single Word/Byte Program Flowchart*.

Also, Reliable byte/word programming can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2/3}$ . In the absence of this high voltage, contents are protected against programming. If a byte/word program is

PRELIMINARY

attempted while V<sub>PP</sub>  $\leq$  V<sub>PPLK</sub>, status register bits SR.4 and SR.3 will be set to "1." Successful byte/word programming requires that the corresponding block lock-bit be cleared. If a byte/word program is attempted when the corresponding block lock-bit is set and WP# = V<sub>IL</sub>, SR.1 and SR.4 will be set to "1."

#### 4.10 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS pin Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued or RP# is low. Initially, the STS pin defaults to level RY/BY# operation where STS low indicates that the state machine is busy. STS high indicates that the state machine is ready for a new operation or suspended.

To reconfigure the Status (STS) pin to other modes, the STS pin Configuration command is issued followed by the desired configuration code. The three alternate configurations are all pulse mode for use as a system interrupt as described in Table 14. For these configurations, bit 0 controls Erase Complete interrupt pulse, and bit 1 controls Write Complete interrupt pulse. When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250 ns. Supplying the 00h configuration code with the Configuration command resets the STS pin to the default RY/BY# level mode. Refer to Table 14 for configuration coding definitions. The Configuration command may only be given when the device is not busy or suspended. Check SR.7 for device status. An invalid configuration code will result in both status register bits SR.4 and SR.5 being set to "1."

#### 4.11 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or program data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bit

### PRELIMINARY

SR.7 can determine when the block erase operation has been suspended. When SR.7 = 1, SR.6 should also be set to "1," indicating that the device is in the erase suspend mode. STS in level RY/BY# mode will also transition to  $V_{OH}$ . Specification  $t_{WHRH2}$  defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Program command sequence can also be issued during erase suspend to program data in other blocks. Using the Program Suspend command (see Section 4.12), a program operation can also be suspended. During a program operation with block erase suspended, status register bit SR.7 will return to "0" and STS in RY/BY# mode will transition to V<sub>OL</sub>. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS in RY/BY# mode will return to VoL. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 10). VPP must remain at VPPH1/2/3 and  $V_{CC}$  must remain at  $V_{CC1/2}$  (the same  $V_{PP}$  and V<sub>CC</sub> levels used for block erase) while block erase is suspended. RP# must also remain at VIH (the same RP# level used for block erase). Block erase cannot resume until program operations initiated during block erase suspend have completed.

#### 4.12 Program Suspend Command

The Program Suspend command allows program interruption to read data in other flash memory locations. Once the programming process starts, writing the Program Suspend command requests that the WSM suspend the program sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Program Suspend command is written. Polling status register bits SR.7 can determine when the programming operation has been suspended. When SR.7 = 1, SR.2 should also be set to "1", indicating that the device is in the program suspend mode. STS in level RY/BY# mode will also transition to  $V_{OH}$ . Specification twHRH1 defines the program suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while programming is suspended are Read Status Register and Program Resume. After a Program Resume command is written, the WSM will continue the programming process. Status register bits SR.2 and SR.7 will automatically clear and STS in RY/BY# mode will return to VoL. After the Program Resume command is written, the device automatically outputs status register data when read. VPP must remain at VPPH1/2/3 and VCC must remain at  $V_{CC1/2}$  (the same  $V_{PP}$  and  $V_{CC}$  levels used for programming) while in program suspend mode. RP# must also remain at VIH (the same RP# level used for programming). Refer to Figure 8 for the Program Suspend/Resume Flowchart.

#### 4.13 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits. The block lock-bits gate program and erase operations. With WP# =  $V_{IH}$ , individual block lock-bits can be set using the Set Block Lock-Bit command.

Set block lock-bit is initiated using a two-cycle command sequence. The Set Block Lock-Bit setup along with appropriate block or device address is written followed by the Set Block Lock-Bit Confirm and an address within the block to be locked. The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read. The CPU can detect the completion of the set lock-bit event by analyzing STS in level RY/BY# mode or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of setup followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1." Also, reliable operations occur only when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2/3}$ . In the absence of these voltages, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that WP# =  $V_{IH}$ . If it is attempted with WP# =  $V_{IL}$ , the operation will fail and SR.1 and SR.4 will be set to "1." See Table 13 for write protection alternatives. Refer to Figure 11 for the *Set Block Lock-Bit Flowchart*.

#### 4.14 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. This command is valid only when WP# =  $V_{IH}$ .

The clear block lock-bits operation is initiated using a two-cycle command sequence. A Clear Block Lock-Bits setup command is written followed by a Confirm command. Then, the device automatically outputs status register data when read (see Figure 12). The CPU can detect completion of the clear block lock-bits event by analyzing STS in level RY/BY# mode or status register bit SR.7.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1." Also, a reliable clear block lock-bits operation can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2/3}$ . If a clear block lock-bits operation is attempted while  $V_{PP} \leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1." In the absence of these voltages, the block lock-bits contents are protected against alteration. A successful clear block lock-bits operation requires that WP# =  $V_{IH}$ .

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transitioning out of valid range or RP# or WP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

PRELIMINARY

#### Table 13. Write Protection Alternatives

Operation	Block Lock- Bit	WP#	Effect
Program and	0	$V_{\text{IL}} \text{ or } V_{\text{IH}}$	Block erase and programming enabled
Block Erase	1	V <sub>IL</sub>	Block is locked. Block erase and programming disabled
		V <sub>IH</sub>	Block lock-bit override. Block erase and programming enabled
Full Chip Erase	0,1	V <sub>IL</sub>	All unlocked blocks are erased
	Х	V <sub>IH</sub>	Block lock-cit override. All blocks are erased
Set or Clear	Х	V <sub>IL</sub>	Set or clear block lock-bit disabled
Block Lock-Bit		V <sub>IH</sub>	Set or clear block lock-bit enabled

#### Table 14. Configuration Coding Definitions

Reserved				Pulse on Erase Complete
bits 7-	-2		bit 1	bit 0
DQ <sub>7</sub> –DQ <sub>2</sub> = Reserved		DQ7-DQ2 are reserved	for future use	
$DQ_1/DQ_0 = STS Pin Configuration Codes$		default (DQ <sub>1</sub> /DQ <sub>0</sub> = 00)	RY/BY#, lev	vel mode
00 = default, level mode RY/BY# (device ready) indication	<ul> <li>used to control HOLD to a memory controller to prevent accessing a flash memory subsystem while any flash device's WSM is busy.</li> </ul>			
01 = pulse on Erase complete		,	,	
10 = pulse on Flash Program complete	e	configuration 01 ER INT, pulse mode <sup>(1)</sup> —used to generate a system interrupt pulse when any flash device in an array has completed a block		
11 = pulse on Erase or Program Comp	olete			
Configuration Codes 01b, 10b, and 11b are mode such that the STS pin pulses low the when the operation indicated by the given configuration is completed.	erase or sequence of queued block erases. Helpful for reformatting blocks after file system free space reclamation or 'cleanup' configuration 10 PR INT, pulse mode <sup>(1)</sup>			
Configuration Is completed. Configuration Command Sequences for STS pin configuration (masking bits D <sub>7</sub> –D <sub>2</sub> to 00h) are as follows:		<ul> <li>used to generate a s any flash device in an a program operation. Pro for servicing continuous</li> </ul>	ystem interru array has con ovides highes	pt pulse when oplete a t performance
Default RY/BY# level mode       B8h, 00h         ER INT (Erase Interrupt):       B8h, 01h         Pulse-on-Erase Complete       B8h, 02h         PR INT (Program Interrupt):       B8h, 02h         Pulse-on-Flash-Program Complete       B8h, 03h         ER/PR INT (Erase or Program Interrupt):       B8h, 03h         Pulse-on-Erase or Program Complete       B8h, 03h		configuration —used to generate sys servicing of flash arrays program operations are interrupt service routine	stem interrupt s when either e completed v	erase or flash

NOTE:

1. When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250 ns.


Table 15.	Status	Register	Definition
10010 101	olulus	regioter	Deminion

Table 15. Status Register Definition												
WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R					
7	6	5	4	3	2	1	0					
				NOTES:								
SR.7 = WF 1 = Re 0 = Bus		ACHINE ST	ATUS	Check STS in RY/BY# mode or SR.7 to determine block erase, programming, or lock-bit configuration completion. SR.6-0 are invalid while SR.7 = "0."								
1 = Blo	ASE SUSPEN ock erase susp ock erase in pr	bended	eted									
1 = Err	ASE AND CL or in block era ccessful block	sure or clear	lock-bits	If both SR.5 and SR.4 are "1"s after a block erase or lock-bit configuration attempt, an improper command sequence was entered.								
ST. 1 = Erre	OGRAM AND ATUS or in program ccessful progr	or block lock-	bit									
SR.3 = $V_{PP}$ STATUS 1 = $V_{PP}$ low detect, operation abort 0 = $V_{PP}$ OK				SR.3 does not provide a continuous indication of V <sub>PP</sub> level. The WSM interrogates and indicates the V <sub>PP</sub> level only after a block erase, program, or lock- bit configuration operation. SR.3 reports accurate feedback only when V <sub>PP</sub> = V <sub>PPH1/2/3</sub> .								
1 = Prc	OGRAM SUS ogram suspen ogram in progi	ded										
1 = Blo	VICE PROTE ock Lock-Bit an P# lock detecte lock	nd/or	abort	SR.1 does not provide a continuous indication of block lock-bit values. The WSM interrogates the block lock-bit, and WP# only after a block erase, program, or lock-bit configuration operation. It informs the system, depending on the attempted operation, if the block lock-bit is set.								
	SERVED FOI			SR.0 is reserved for future use and should be masked when polling the status register.								

#### Table 16. Extended Status Register Definition

WBS	R	R	R	R	R	R	R		
7	6	5	4	3	2	1	0		
1 = Write	ITE BUFFER to buffer ava	ilable		<b>NOTES:</b> After a Write to buffer command, XSR.7 indicates that another Write to buffer command is possible.					
XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS				SR.6–0 are reserved for future use and should be masked when polling the status register					

#### 30





PRELIMINARY




Figure 7. Single Byte/Word Program Flowchart

PRELIMINARY

#### 28F160S3/28F320S3






Figure 8. Program Suspend/Resume Flowchart




Figure 9. Block Erase Flowchart

PRELIMINARY




Figure 10. Block Erase Suspend/Resume Flowchart




Figure 11. Set Block Lock-Bit Flowchart

PRELIMINARY




Figure 12. Clear Block Lock-Bits Flowchart

### 5.0 DESIGN CONSIDERATIONS

### 5.1 Three-Line Output Control

Intel provides three control inputs to accommodate multiple memory connections:  $CE_X#$  ( $CE_0#$ ,  $CE_1#$ ), OE#, and RP#. Three-line control provides for:

- a. Lowest possible memory power dissipation;
- b. Data bus contention avoidance.

To use these control inputs efficiently, an address decoder should enable CEx# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs, while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 STS and WSM Polling

STS is an open drain output that should be connected to V<sub>CC</sub> by a pull-up resistor to provide a hardware form of detecting block erase, program, and lock-bit configuration completion. In default mode, it transitions low during execution of these commands and returns to V<sub>OH</sub> when the WSM has finished executing the internal algorithm. For alternate STS pin configurations, see Section 4.10. STS can be connected to an interrupt input of the system CPU or controller. It is active at all times. STS, in default mode, is also V<sub>OH</sub> when the device is in block erase suspend (with programming inactive) or in reset/power-down mode.

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. Standby current levels, active current levels and transient peaks produced by falling and rising edges of CE<sub>X</sub># and OE# are areas of interest. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between its V<sub>CC</sub> and GND and V<sub>PP</sub> and GND. These high-frequency, low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices, a 4.7  $\mu F$  electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

#### 5.4 V<sub>PP</sub> Trace on Printed Circuit Boards

Updating target-system resident flash memories requires that the printed circuit board designer pay attention to  $V_{PP}$  power supply traces. The  $V_{PP}$  pin supplies the memory cell current for programming and block erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions

Block erase, program, and lock-bit configuration are not guaranteed if RP#  $\neq$  V<sub>IH</sub>, or if V<sub>PP</sub> or V<sub>CC</sub> fall outside of a valid voltage range (V<sub>CC1/2</sub> and V<sub>PPH1/2/3</sub>). If V<sub>PP</sub> error is detected, status register bit SR.3 and SR.4 or SR.5 are set to "1." If RP# transitions to V<sub>IL</sub> during block erase, program, or lock-bit configuration, STS in level RY/BY# mode will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. Because the aborted operation may leave data partially altered, the command sequence must be repeated after normal operation is restored.

### 5.6 Power-Up/Down Protection

The device offers protection against accidental block erase, programming, or lock-bit configuration during power transitions.

A system designer must guard against spurious writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE# and CE<sub>X</sub># must be low for a command write, driving either input signal to V<sub>IH</sub> will inhibit writes. The CUI's two-step command sequence architecture provides an added level of protection against data alteration.

In-system block lock and unlock renders additional protection during power-up by prohibiting block erase and program operations.  $RP\# = V_{IL}$  disables the device regardless of its control inputs states.

PRELIMINARY

### 6.0 ELECTRICAL SPECIFICATIONS

### 6.1 Absolute Maximum Ratings

Temperature under Bias0 °C to 70 °C Commercial0 °C to 70 °C Extended
Storage Temperature65 °C to +125 °C
Voltage On Any Pin (except V <sub>CC</sub> and V <sub>PP</sub> ) 0.5 V to + V <sub>CC</sub> +0.5 V <sup>(1)</sup>
$V_{CC}$ Supply Voltage0.2 V to + $V_{CC}\text{+}0.5$ V^(1)
V <sub>PP</sub> Update Voltage during Block Erase, Flash Write, and Lock-Bit Configuration–0.2 V to +7.0 V <sup>(2)</sup>
Output Short Circuit Current100 mA <sup>(3)</sup>

**NOTICE:** This datasheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0 V for periods <20 ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub> +0.5 V which, during transitions, may overshoot to V<sub>CC</sub> +2.0 V for periods <20 ns.</li>
- 2. Maximum DC voltage on  $V_{PP}$  may overshoot to +7.0 V for periods <20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. Operating temperature is for extended product defined by this specification.

### 6.2 Operating Conditions

#### Table 17. Temperature and V<sub>CC</sub> Operating Conditions<sup>(1)</sup>

Parameter	Notes	Min	Max	Unit	Test Condition
Operating Temperature					
Commercial		0	+70	°C	Ambient Temperature
Extended		-40	+85	°C	Ambient Temperature
V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)		2.7	3.6	V	
V <sub>CC</sub> Supply Voltage (3.3 V $\pm$ 0.3 V)		3.0	3.6	V	
	Operating Temperature Commercial Extended V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)	Operating Temperature     Commercial       Extended     V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)	Operating Temperature     0       Commercial     0       Extended     -40       V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)     2.7	Operating Temperature         0         ++70           Commercial         0         +70           Extended         -40         +85           V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)         2.7         3.6	Operating Temperature         0         +70         °C           Commercial         0         +70         °C           Extended         -40         +85         °C           V <sub>CC</sub> Supply Voltage (2.7 V to 3.6 V)         2.7         3.6         V

NOTES:

<sup>1.</sup> Device operations in the V<sub>CC</sub> voltage ranges not covered in the table produce spurious results and should not be attempted.

### 6.3 Capacitance<sup>(1)</sup>

T<sub>A</sub> = +25°C, f = 1 MHz

Symbol	Parameter	Тур	Max	Unit	Condition
CIN	Input Capacitance	6	8	pF	$V_{IN} = 0.0 \ V$
COUT	Output Capacitance	8	12	pF	$V_{OUT} = 0.0 V$

NOTE:

1. Sampled, not 100% tested.

### 6.4 DC Characteristics

### $T_A$ = –40 °C to +85 °C (Extended) and $T_A$ = 0 °C to +70 °C (Commercial)

Cum	Deremeter	Natas	Turn	Max	l Imit	Conditions
Sym	Parameter	Notes	Тур	Мах	Unit	Conditions
ILI	Input Load Current	1		±0.5	μA	$V_{CC} = V_{CC1/2} Max$ $V_{IN} = V_{CC1/2} \text{ or GND}$
I <sub>LO</sub>	Output Leakage Current	1		±0.5	μA	V <sub>CC</sub> = V <sub>CC1/2</sub> Max V <sub>out</sub> = V <sub>CC1/2</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3,7	20	100	μA	$\begin{array}{l} CMOS \mbox{ Inputs} \\ V_{CC} = V_{CC1/2} \mbox{ Max} \\ CE_X\# = RP\# = V_{CC} \pm 0.2 \mbox{ V} \end{array}$
			1	4	mA	TTL Inputs $V_{CC} = V_{CC1/2}$ Max $CE_X# = RP# = V_{IH}$
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current					
	16-Mb Commercial Temperature	1		15	μA	RP# = GND ± 0.2 V I <sub>OUT</sub> (RY/BY#) = 0 mA
	16-Mb Extended Temperature	1		20	μA	RP# = GND ± 0.2 V I <sub>OUT</sub> (RY/BY#) = 0 mA
	32-Mb Commercial Temperature	1		20	μA	RP# = GND ± 0.2 V I <sub>OUT</sub> (RY/BY#) = 0 mA
	32-Mb Extended Temperature	1		TBD	μA	RP# = GND ± 0.2 V I <sub>OUT</sub> (RY/BY#) = 0 mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,6,7		25	mA	$\label{eq:cmost} \begin{split} & \text{CMOS Inputs} \\ & \text{V}_{\text{CC}} = \text{V}_{\text{CC1/2}} \text{ Max} \\ & \text{CE}_{\text{X}} \# = \text{GND} \\ & \text{f} = 5 \text{ MHz}, \text{I}_{\text{OUT}} = 0 \text{ mA} \end{split}$
				30	mA	TTL Inputs $V_{CC} = V_{CC1/2} Max$ $CE_X = V_{IL}$ $f = 5 MHz, I_{OUT} = 0 mA$

## PRELIMINARY

## 6.4 DC Characteristics (Continued)

 $T_A$  = –40 °C to +85 °C (Extended) and  $T_A$  = 0 °C to +70 °C (Commercial)

Sym	Parameter	Notes	Тур	Max	Unit	Conditions
I <sub>CCW</sub>	V <sub>CC</sub> Programming and Set Lock-Bit Current	1,8		17	mA	Vpp = Vpph1/2/3
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase or Clear Block Lock-Bits Current	1,8		17	mA	Vpp = Vpph1/2/3
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Program Suspend or Block Erase Suspend Current	1,2	1	6	mA	CEx# = V <sub>IH</sub>
IPPS	VPP Standby or VPP Read	1	± 2	± 15	μA	$V_{PP} \leq V_{CC}$
I <sub>PPR</sub>	Current		10	200	μA	$V_{PP} \geq V_{CC}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	μA	RP# = GND ± 0.2 V
I <sub>PPW</sub>	V <sub>PP</sub> Program or Set Lock-Bit Current	1,8		80	mA	Vpp = Vpph1/2/3
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase or Clear Block Lock-Bits Current	1,8		40	mA	$V_{PP} = V_{PPH1/2/3}$
I <sub>PPWS</sub> I <sub>PPES</sub>	V <sub>PP</sub> Program Suspend or Block Erase Suspend Current	1	10	200	μA	$V_{PP} = V_{PPH1/2/3}$

### 6.4 **DC Characteristics** (Continued)

 $T_A$  = –40 °C to +85 °C (Extended) and  $T_A$  = 0 °C to +70 °C (Commercial)

Sym	Parameter	Notes	Тур	Max	Unit	Conditions
Sym	Parameter	Notes	Min	Max	Unit	Conditions
V <sub>IL</sub>	Input Low Voltage	8	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	8	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,8		0.4	V	$V_{CC} = V_{CC1/2}$ Min I <sub>OL</sub> = 5.8 mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3,8	2.4		V	$V_{CC} = V_{CC1/2}$ Min $I_{OH} = -2.5$ mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,8	$\begin{array}{c} 0.85 \times \\ V_{CC} \end{array}$		V	$V_{CC} = V_{CC1/2}$ Min $I_{OH} = -2.5$ mA
			V <sub>CC</sub> – 0.4		V	$V_{CC} = V_{CC1/2}$ Min $I_{OH} = -100 \ \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout Voltage	4,8		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage	4,5	2.7	3.6	V	
$V_{PPH2}$	V <sub>PP</sub> Voltage	4,5	3.0	3.6	V	
V <sub>PPH3</sub>	V <sub>PP</sub> Voltage	4,5	4.5	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage	9	2.0		V	

#### NOTES:

All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub> = +25°C. These currents are valid for all product versions (packages and speeds).

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or programmed while in erase suspend mode, the device's current is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>.

3. Includes STS in level RY/BY# mode.

4. Refer to Figure 13.

 Refer to AC Characteristics—Read-Only Operations. If V<sub>CC</sub> is in the range from 2.7 V to 3.6 V (V<sub>CC1</sub>) then V<sub>PP</sub> must be is in the range from 2.7 V to 3.6 V (V<sub>PPH1</sub>) or 4.5 V to 5.5 V (V<sub>PPH3</sub>). If V<sub>CC</sub> is in the range from 3.0 V to 3.6 V (V<sub>CC2</sub>) then V<sub>PP</sub> must be is in the range from

3.0 V to 3.6 V (V\_{PPH2}) or 4.5 V to 5.5 V (V\_{PPH3}).

- 6. Automatic Power Savings (APS) reduces typical  $I_{CCR}$  to 3 mA at 2.7 V and 3.3 V  $V_{CC}$  static operation.
- 7. CMOS inputs are either V\_{CC}  $\pm$  0.2 V or GND  $\pm$  0.2 V. TTL inputs are either V\_{IL} or V\_{IH}.
- 8. Sampled, not 100% tested.
- 9. With  $V_{CC} \leq V_{LKO}$  flash memory writes are inhibited.






Figure 13. Block Erase, Program, and Lock-Bit Configurations under VPP/VCC Voltage Combinations

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
Vcc1 = 2.7 V to 3.6 V	Vpph1 = 2.7 V to 3.6 V, Vpph2 = 3.0 V to 3.6 V, or Vpph3 = 4.5 V to 5.5 V
Vcc2 = 3.0 V to 3.6 V	Vррн2 = 3.0 V to 3.6 V or Vррн3 = 4.5 V to 5.5 V

Table 18. Valid  $V_{PP}/V_{CC}$  Voltage Combinations for 28F160/320S3

#### 28F160S3/28F320S3

## intel®




Figure 14. Transient Input/Output Reference Waveform for V<sub>CC</sub> = 2.7 V–3.6 V




Figure 15. Transient Input/Output Reference Waveform for V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (High Speed Testing Configuration)




Figure 16. Transient Equivalent Testing Load Circuit

### Test Configuration Capacitance Loading Value

Test Configuration	C∟ (pF)
$V_{CC}$ = 3.3 V $\pm$ 0.3 V, 2.7 V to 3.6 V	50





### 6.5 AC Characteristics—Read-Only Operations<sup>(1, 5)</sup>

 $T_A = -40$  °C to +85 °C (Extended) and  $T_A = 0$  °C to +70 °C (Commercial)

		Versions <sup>(4)</sup>	3.3V ± 0.3	/ V <sub>cc</sub>	16Mb/32Mb -75/-110					/32Mb /-140		
(All u	nits in	ns unless otherwise noted)	2.7V - 3.6\	/ V <sub>CC</sub>				/32Mb /-130			16Mb -150	/32Mb /-160
#	Sym	Parameter		Notes	Min	Max	Min	Max	Min	Max	Min	Max
R1	t <sub>AVAV</sub>	Read/Write Cycle Time	16 Mbit	1	100		100		130		150	
			32 Mbit	1	110		130		140		160	
R2	2 t <sub>AVQV</sub> Address to Output Delay		16 Mbit	1		75		100		130		150
			32 Mbit	1		110		130		140		160
R3	t <sub>ELQV</sub>	CEx# to Output Delay	16 Mbit	2		75		100		130		150
			32 Mbit	2		110		130		140		160
R4	t <sub>GLQV</sub>	OE# to Output Delay	2		45		50		50		55	
R5	t <sub>PHQV</sub>	RP# High to Output Delay				600		600		600		600
R6	t <sub>ELQX</sub>	CEx# to Output in Low Z		3	0		0		0		0	
R7	t <sub>GLQX</sub>	OE# to Output in Low Z		3	0		0		0		0	
R8		CEx# High to Output in High	h Z	3		50		50		55		55
R9	t <sub>GHQZ</sub>	OE# High to Output in High	Z	3		20		20		25		25
R10	t <sub>OH</sub>	Output Hold from Address, OE# Change, Whichever O	,	3	0		0		0		0	
R11	t <sub>ELFL</sub> t <sub>ELFH</sub>	CEx# Low to BYTE# High o	or Low	3		5		5		5		5
R12	t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	16 Mbit	3		100		120		130		150
			32 Mbit	3		110		130		140		160
R13	t <sub>FLQZ</sub>	BYTE# to Output in High Z	•	3		30		30		40		40

NOTES:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of CEx# without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. See Ordering Information for device speeds (valid operational combinations).

5. See Figures 14 through 16 for testing characteristics.

#### 28F160S3/28F320S3

# intel




Figure 17. AC Waveform for Read Operations

PRELIMINARY

		Versions <sup>(5)</sup>	3.3 V ± 2.7 V–3.0			for All eds	
#	Sym	Parameter		Notes	Min	Max	Unit
W1	t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RP# High Recovery to WE# (CE <sub>X</sub> #) Goir	ng Low	2	1		μs
W2	t <sub>ELWL</sub>	CE <sub>x</sub> # Setup to WE# Going Low			10		ns
	( <sup>t</sup> wlel)	(WE# Setup to CE <sub>X</sub> # Going Low)			0		ns
W3	t <sub>WLWH</sub>	WE# Pulse Width			50		ns
	(t <sub>eleh</sub> )	(CE <sub>X</sub> # Pulse Width)			70		ns
W4	t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# ( $CE_X#$ ) Going High		3	50		ns
W5	t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to WE# ( $CE_X#$ ) Going Hi	igh	3	50		ns
W6	t <sub>WHEH</sub>	CE <sub>X</sub> # Hold from WE# High			10		ns
	(t <sub>EHWH</sub> )	(WE# Hold from CE <sub>X</sub> # High)			0		ns
W7	twhdx (tehdx)	Data Hold from WE# (CE <sub>X</sub> # ) High			5		ns
W8	t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from WE# (CE <sub>X</sub> # ) High			5		ns
W9	twhwL	WE# Pulse Width High			30		ns
	(tehel)	(CE <sub>X</sub> # Pulse Width High)			25		ns
W10	tsнwн (tsнeн)	WP# $V_{IH}$ Setup to WE# (CE <sub>X</sub> # ) Going H	ligh		100		ns
W11	t <sub>VPWH</sub> (t <sub>VPEH</sub> )	$V_{PP}$ Setup to WE# (CE_X# ) Going High		2	100		ns
W12	t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read			0		ns
W13	t <sub>WHRL</sub> (t <sub>EHRL</sub> )	WE# High to STS in RY/BY# Low				100	ns
W14	t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD		2,4	0		ns
W15	t <sub>QVVL</sub>	VPP Hold from Valid SRD, STS in RY/BY	′# High	2,4	0		ns

6.6 AC Characteristics—Write Operations<sup>(1, 5, 6)</sup>

 $T_A = -40$  °C to +85 °C (Extended) and  $T_A = 0$  °C to +70 °C (Commercial)

NOTES:

1. Read timing characteristics during block erase, program, and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics—Read-Only Operations.

2. Sampled, not 100% tested.

3. Refer to Table 3 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, program, or lock-bit configuration.

4. VPP should be at VPPH1/2/3 until determination of block erase, program, or lock-bit configuration success (SR.1/3/4/5 = 0).

5. See Ordering Information for device speeds (valid operational combinations).

6. See Figures 14 through 16 for testing characteristics.




Figure 18. AC Waveform for Write Operations

PRELIMINARY




Figure 19. AC Waveform for Reset Operation

				$V_{CC}$ = 2.7 V		V <sub>CC</sub> =		
#	Sym	Parameter	Notes	Min	Max	Min	Max	Unit
P1	t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to $V_{CC}$ , this specification is not applicable)		100		100		ns
P2	tplrh	RP# Low to Reset during Block Erase, Program, or Lock-Bit Configuration	2,3		20		20	μs
P3	tзvрн	V <sub>CC</sub> at 2.7 V to RP# High V <sub>CC</sub> at 3.0 V to RP# High			50		50	μs

### Table 19. Reset AC Specifications<sup>(1)</sup>

NOTES:

1. These specifications are valid for all product versions (packages and speeds).

2. If RP# is asserted while a block erase, program, or lock-bit configuration operation is not executing, the reset will complete within tPLPH.

3. A reset time, t<sub>PHQV</sub>, is required from the latter of STS in RY/BY# mode or RP# going high until outputs are valid.

							2.7 V–3	.6 V V <sub>CC</sub>			
		Version			2.7 \	/ V <sub>PP</sub>	3.3 \	/ V <sub>PP</sub>	5 V	V <sub>PP</sub>	
#	Sym	Parameter	r	Note	Typ(1)	Max <sup>(6)</sup>	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	Typ(1)	Max <sup>(6)</sup>	Unit
W16		Byte/word program (using write buffer)	time	5	5.76	TBD	5.76	TBD	2.76	TBD	μs
- W16	t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Per byte program tir (without write buffer		2	18.0	160	17.0	150	12.0	100	μs
W16	t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Per word program ti (without write buffer		2	20.0	190	19.0	180	12.0	100	μs
W16		Block program time (byte mode)		2	1.2	2.0	1.1	1.7	0.87	1.2	sec
W16		Block program time (word mode)		2	0.7	1.1	0.6	1.0	0.44	0.6	sec
W16		Block program time (using write buffer)		2	0.37	TBD	0.37	TBD	0.16	TBD	sec
W16	t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block erase time		2	0.56	6.0	0.35	4.0	0.3	3.5	sec
W16		Full chip erase time	16 Mbit		17.9	192	12.0	128	9.6	112	sec
			32 Mbit		35.8	384	24.0	256	19.2	224	sec
W16	twhqv3 t <sub>EHQV3</sub>	Set Lock-Bit time		2	20.0	190	19.0	180	12.0	100	μs
W16	t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear block lock-bits time		2	0.56	6.0	0.35	4.0	0.3	3.5	sec
W16	twhrh1 tehrh1	Program suspend latency time to read			7.24	10.2	7.24	10.2	6.73	9.48	μs
W16	t <sub>WHRH2</sub> t <sub>EHRH2</sub>	Erase suspend later to read	ncy time		15.5	21.5	15.5	21.5	12.54	17.54	μs

### 6.7 Erase, Write, and Lock-Bit Configuration Performance<sup>(3, 4)</sup>

NOTES:

Typical values measured at T<sub>A</sub> = +25 °C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.

3. These performance numbers are valid for all speed versions.

4. Sampled but not 100% tested.

5. Uses whole buffer.

6. Maximum values represent less than 1% of units exposed to greater than 100K cycles.

PRELIMINARY



		$3.3 \text{ V} \pm 0.3 \text{ V} \text{ V}_{CC}$							
		Version	3.3 V V <sub>PP</sub> 5 V V			V <sub>PP</sub>			
#	Sym	Parameter		Notes	Typ(1)	Max	Typ <sup>(1)</sup>	Max	Units
W16		Byte/word program time (using write buffer)		5	5.66	TBD	2.7	TBD	μs
W16	t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Per byte program time (without write buffer)		2	19.51	TBD	12.95	TBD	μs
W16	twhqv1 t <sub>EHQV1</sub>	Per word program time (without write buffer)		2	21.75	TBD	12.95	TBD	μs
W16		Block program time (byte mode)		2	1.6	TBD	0.85	TBD	sec
W16		Block program time (word mode)		2	0.89	TBD	0.43	TBD	sec
W16		Block program time (using write buffer)		2	0.36	TBD	0.18	TBD	sec
W16	twhqv2 t <sub>EHQV2</sub>	Block erase time		2	0.55	TBD	0.41	TBD	sec
W16		Full chip erase time	16 Mbit		17.6	TBD	13.1	TBD	sec
			32 Mbit		35.2	TBD	26.2	TBD	sec
W16	t <sub>WHQV3</sub> t <sub>EHQV3</sub>	Set Lock-Bit time		2	22.75	TBD	12.95	TBD	μs
W16	t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear block lock-bits time		2	0.55	TBD	0.41	TBD	sec
W16	t <sub>WHRH1</sub> t <sub>EHRH1</sub>	Program suspend latency time to read			7.1	10	6.6	9.3	μs
W16	t <sub>WHRH2</sub> t <sub>EHRH2</sub>	Erase suspend latency time to read			15.2	21.1	12.3	17.2	μs

### 6.8 Erase, Write, and Lock-Bit Configuration Performance<sup>(3, 4)</sup>

NOTES:

1. Typical values measured at T<sub>A</sub> = +25 °C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.


3. These performance numbers are valid for all speed versions.

4. Sampled but not 100% tested.

5. Uses whole buffer.

## int<sub>el</sub>.

### 7.0 ORDERING INFORMATION



Order Code	e by Density	Valid Operational Combinations			
16 Mb	32 Mb	tavav/tavov 2.7 V-3.6 V V <sub>CC</sub> 50 pF load (16 Mb / 32 Mb)	tavav/tavov 3.3 V ± 0.3 V V <sub>CC</sub> 50 pF load (16 Mb / 32 Mb)		
TE28F160S3-75		-100	-75		
TE28F160S3-100		-120	-100		
TE28F160S3-130		-150	-130		
DT28F160S3-75		-100	-75		
DT28F160S3-100	DT28F320S3-110	-120 / -130	-100 / -110		
DT28F160S3-130	DT28F320S3-140	-150 / -160	-130 / -140		

PRELIMINARY

### 8.0 ADDITIONAL INFORMATION (1,2)

Order Number	Document/Tool				
290609	5 Volt FlashFile™ Memory;28F160S5 and 28F320S5 datasheet				
292204	AP-646 Common Flash Interface and Command Sets				
292203	AP-645 3 Volt and 5 Volt FlashFile™ Memory Migration Guide				
292163	AP-610 Flash Memory In-System Code and Data Update Techniques				
297849	Word-Wide FlashFile™ Memory Family 28F160S3, 28F160S5, 28F320S3, 28F320S5 Specification Update				
Note 3	28F016SV 16-Mb (1Mbit x 16, 2Mbit x 8) FlashFile™ Memory Datasheet				
Note 3	28F016SA 16-Mb (1Mbit x 16, 2Mbit x 8) FlashFile™ Memory Datasheet				
Note 3	AP-374 Flash Memory Write Protection Techniques				
Note 3	AP-393 28F016SV Compatibility with 28F016SA				
Note 3	AP-607 Multi-Site Layout Planning with Intel's FlashFile™ Components, Including ROM Capability				
www.mcif.com	Common Flash Interface Specification				
Contact Intel/Distribution Sales Office	CFI - Common Flash Interface Reference Code				

#### NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.intel.com for technical documentation and tools.

3. These documents can be located at the Intel World Wide Web support site, http://www.intel.com/support/flash/memory