

IN74HCU04


Hex Unbuffered Inverter

High-Performance Silicon-Gate CMOS


The IN74HCU04A is identical in pinout to the LS/ALS04. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

This device consists of six single-stage inverters. These inverters are well suited for use as oscillators, pulse shapers, and in many other applications requiring a high-input impedance amplifier. For digital applications, the HC04 is recommended.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V; 2.5 to 6 V in Oscillator Configurations.
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices

**ORDERING INFORMATION**

IN74HCU04N	Plastic
IN74HCU04D	SOIC
IZ74HCU04 Chip	
$T_A = -55^\circ$ to 125° C for all packages	

LOGIC DIAGRAM

PIN 14 = V_{CC}
PIN 7 = GND

PIN ASSIGNMENT

A1	1	14	V_{CC}
Y1	2	13	A6
A2	3	12	Y6
Y2	4	11	A5
A3	5	10	Y5
Y3	6	9	A4
GND	7	8	Y4

FUNCTION TABLE

Inputs	Output
A	Y
L	H
H	L



INTEGRAL

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP ** SOIC Package **	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

** Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1) V _{CC} = 2.0 Å V _{CC} = 4.5 Å V _{CC} = 6.0 Å	-	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V * I _{OUT} ≤ 20 μA	2.0 4.5 6.0	1.7 3.6 4.8	1.7 3.6 4.8	1.7 3.6 4.8	V
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} = V _{CC} -0.1 V * I _{OUT} ≤ 20 μA	2.0 4.5 6.0	0.3 0.8 1.1	0.3 0.8 1.1	0.3 0.8 1.1	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =V _{IL} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	1.8 4.0 5.5	1.8 4.0 5.5	1.8 4.0 5.5	V
		V _{IN} =V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} =V _{IH} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	0.2 0.5 0.5	0.2 0.5 0.5	0.2 0.5 0.5	V
		V _{IN} =V _{IH} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND I _{OUT} =0 μA	6.0	2.0	20	40	μA

* For V_{CC} = 2.0 V, V_{OUT} = 0.2 V or V_{CC} – 0.2 V.

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6.0\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	$\leq 85^\circ\text{C}$	$\leq 125^\circ\text{C}$	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
t_{TLH}, t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	70 15 13	85 18 16	100 22 19	ns
C_{IN}	Maximum Input Capacitance	-	10	10	10	pF
C_{PD}	Power Dissipation Capacitance (Per Inverter) Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$ For load considerations, see Chapter 4.	$T_A=25^\circ\text{C}$, $V_{CC}=5.0\text{ V}$			15	






Figure 1. Switching Waveforms.









* Includes all probe and jig capacitance

Figure 2. Test Circuit


LOGIC DETAIL
(1/6 of Device Show)

TYPICAL APPLICATIONS

Crystal Oscillator**Stable RC Oscillator****Schmitt Trigger****High Input Single-Stage Amplifier
with a 2 to 6 V Supply Range****Multi-Stage Amplifier****LED Driver**

For reduced power supply current, use high-efficiency LEDs such as the Hewlett-Packard HLMP series or equivalent

CHIP PAD DIAGRAM IZ74HCU04



Thickness of chip 0.46 ± 0.02 mm

PAD LOCATION

Pad No	Symbol	X	Y	Pad size*, mm
01	A1	0.110	0.280	0.105x0.105
02	Y1	0.170	0.110	0.105x0.105
03	A2	0.350	0.110	0.105x0.105
04	Y2	0.610	0.110	0.105x0.105
05	A3	0.850	0.110	0.105x0.105
06	Y3	0.950	0.320	0.105x0.105
07	GND	0.950	0.510	0.105x0.105
08	Y4	0.950	0.760	0.105x0.105
09	A4	0.850	0.970	0.105x0.105
10	Y5	0.610	0.970	0.105x0.105
11	A5	0.350	0.970	0.105x0.105
12	Y6	0.170	0.970	0.105x0.105
13	A6	0.110	0.800	0.105x0.105
14	V _{CC}	0.110	0.550	0.105x0.105

* Pad size is given as per metallization layer

