

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Hitachi Microcomputer
Technical Q & A
H8/300H Series Application Notes



Hitachi Micro Systems, Incorporated
1994

ADE-502-038

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

Introduction

The H8/300H series microcontrollers are high-performance Hitachi-original 16-bit microcontrollers that build in the optimum peripheral equipment for industrial machinery around high-speed H8/300 CPUs that have architecture upwardly compatible with H8/300 CPUs.

The microcontroller puts a CPU, RAM, direct memory access controller (DMAC), bus controller, timers, and a serial communication interface (SCI) on a single chip, making it suitable for a wide range of applications from small to large systems.

This microcontroller technical Q&A covers the H8/3001, H8/3002, H8/3003, H8/3042 series, H8/3032 series, and H8/3048 series.

Table 0-1 H8/300H Series

| Item | | | H8/3003 | H8/3002 | H8/3001 | H8/3042 | H8/3041 | H8/3040 |
|--|-----------------------------|-------------|---------|---------------------|-------------------|---------------------|---------------------|---------------------|
| CPU | | | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H |
| Memory | ROM | Mask (byte) | — | — | — | 64 k | 48 k | 32 k |
| | | ZTAT™ * | — | — | — | Yes | — | — |
| | RAM (byte) | 512 | 512 | 512 | 2 k | 2 k | 2 k | |
| Address space (byte) | | | 16 M | 16 M | 16 M | 16 M | 16 M | 16 M |
| External data bus width (bit) | | | 8/16 | 8/16 | 8/16 | 8/16 | 8/16 | 8/16 |
| Timers | ITU (integrated timer unit) | | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch |
| | Watchdog timer | | 1 ch | 1 ch | — | 1 ch | 1 ch | 1 ch |
| DMA controller | Memory ↔ I/O | | 8 ch | 4 ch | — | 4 ch | 4 ch | 4 ch |
| | Memory ↔ memory | | 4 ch | 2 ch | — | 2 ch | 2 ch | 2 ch |
| Programmable timing pattern controller (TPC) | | | 16 bits | 16 bits | 12 bits | 16 bits | 16 bits | 16 bits |
| SCI (Asynchronous/clock-synchronous) | | | 2 ch | 2 ch | 1 ch | 2 ch | 2 ch | 2 ch |
| A/D converter | Resolution | | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits |
| | Input channel | | 8 ch | 8 ch | 4 ch | 8 ch | 8 ch | 8 ch |
| | External trigger input | | Yes | Yes | Yes | Yes | Yes | Yes |
| D/A converter | Resolution | | — | — | — | 8 bits | 8 bits | 8 bits |
| | Input channel | | — | — | — | 2 ch | 2 ch | 2 ch |
| Refresh controller | | | On-chip | On-chip | — | On-chip | On-chip | On-chip |
| Interrupts | External interrupts | | 9 | 7 | 4 | 7 | 7 | 7 |
| | Internal Interrupts | | 34 | 30 | 20 | 30 | 30 | 30 |
| I/O port | | | 58 | 46 | 32 | 78 | 78 | 78 |
| Package | | | QFP-112 | QFP-100 TQFP-100 | QFP-80 TQFP-80 | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-100 TQFP-100 |
| Miscellaneous | | | — | — | — | — | — | — |

Note: ZTAT (Zero turn around time) is a trademark of Hitachi Ltd.

Table I-1 H8/300H Series (cont)

| Item | | | H8/3048 | H8/3047 | H8/3044 | H8/3032 | H8/3031 | H8/3030 |
|--|-----------------------------|-------------|--|---------------------|---------------------|-------------------|-------------------|-------------------|
| CPU | | | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H | H8/300H |
| Memory | ROM | Mask (byte) | 128 k | 96 k | 32 k | 64 k | 32 k | 16 k |
| | | ZTAT™ * | Yes | — | — | Yes | — | — |
| | RAM (byte) | 4 k | 4 k | 2 k | 2 k | 1 k | 512 | |
| Address space (byte) | | | 16 M | 16 M | 16 M | 1 M | 1 M | 1 M |
| External data bus width (bit) | | | 8/16 | 8/16 | 8/16 | 8 | 8 | 8 |
| Timers | ITU (integrated timer unit) | | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch | 5 ch |
| | Watchdog timer | | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch |
| DMA controller | Memory ↔ I/O | | 4 ch | 4 ch | 4 ch | — | — | — |
| | Memory ↔ memory | | 2 ch | 2 ch | 2 ch | — | — | — |
| Programmable timing pattern controller (TPC) | | | 16 bits | 16 bits | 16 bits | 16 bits | 16 bits | 16 bits |
| SCI (Asynchronous/clock-synchronous) | | | 2 ch | 2 ch | 2 ch | 1 ch | 1 ch | 1 ch |
| A/D converter | Resolution | | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits | 10 bits |
| | Input channel | | 8 ch | 8 ch | 8 ch | 8 ch | 8 ch | 8 ch |
| | External trigger input | | Yes | Yes | Yes | Yes | Yes | Yes |
| D/A converter | Resolution | | 8 bits | 8 bits | 8 bits | — | — | — |
| | Input channel | | 2 ch | 2 ch | 2 ch | — | — | — |
| Refresh controller | | | On-chip | On-chip | On-chip | — | — | — |
| Interrupts | External interrupts | | 7 | 7 | 7 | 6 | 6 | 6 |
| | Internal Interrupts | | 30 | 30 | 30 | 21 | 21 | 21 |
| I/O port | | | 78 | 78 | 78 | 63 | 63 | 63 |
| Package | | | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-100 TQFP-100 | QFP-80 TQFP-80 | QFP-80 TQFP-80 | QFP-80 TQFP-80 |
| Miscellaneous | | | Built-in smart card interface, improved low-voltage, low-power performance | | | — | — | — |

For Users of the Microcontroller Technical Q & A

This *Microcontroller Technical Q & A* was compiled from answers to technical questions we received from Hitachi microcontroller users. We hope that it will be a useful addition to the *H8/300H series user manuals*. Before starting design of products that use microcontrollers, read through the manual to deepen your understanding of microcontroller products and re-familiarize yourself with those areas of difficulty at the design stage.

Contents

Section 1 CPU

Registers

- (1) The Difference Between the CCR's V Flag and C Flag
- (2) The Relationship Between Data Size and V Flag Changes
- (3) Use of General Registers

Bus Controller

- (1) Bus State While the CPU Is Operating
- (2) Bus Modes
- (3) Setting the Bus Controller in Area 7
- (4) External Installation of RAM to 8-Bit Bus Areas
- (5) Changing the Number of Wait States Inserted Per Area
- (6) Receiving $\overline{\text{BREQ}}$ in Power-Down Mode
- (7) Maximum Wait Time After $\overline{\text{BREQ}}$ Input

Interrupts

- (1) Interrupt Sampling
- (2) Holding External Interrupts
- (3) Receiving NMIs During NMI Processing
- (4) Edge Rise and Fall Times for Interrupt Pins
- (5) Disable Timing for Interrupts
- (6) Exception Processing After a Reset
- (7) Using the Interrupt Controller
- (8) Receiving an External IRQ1 After Returning From Hardware Standby Mode
- (9) Interrupt Priority Within Groups
- (10) Interrupts When the Bus Is Released

Resets

- (1) NMI Sampling Timing and Receiving After Reset
- (2) Initializing SP After Reset
- (3) Pin State During Power-On Reset
- (4) $\overline{\text{RESO}}$ Pin Output From $\overline{\text{RES}}$ Pin Input
- (5) Connecting $\overline{\text{RES}}$ and $\overline{\text{RESO}}$ Pins
- (6) Cautions for Reset Input

Power-Down Mode

- (1) Executing Instructions When Switching to Hardware Standby Mode
- (2) Mode Pins During Hardware Standby Mode
- (3) Returning From Hardware Standby Mode
- (4) Interrupt Sampling and Receiving in Sleep Mode
- (5) Execution Time in Software Standby Mode
- (6) Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction

| Q&A No. | Page |
|-------------|------|
| QA300H-001A | 1 |
| QA300H-002A | 2 |
| QA300H-003A | 3 |
| QA300H-004 | 4 |
| QA300H-005A | 5 |
| QA300H-006A | 6 |
| QA300H-007A | 7 |
| QA300H-008A | 8 |
| QA300H-009A | 10 |
| QA300H-010A | 11 |
| QA300H-011A | 12 |
| QA300H-012A | 13 |
| QA300H-013A | 14 |
| QA300H-014A | 15 |
| QA300H-015A | 16 |
| QA300H-016A | 17 |
| QA300H-017A | 18 |
| QA300H-018A | 20 |
| QA300H-019A | 21 |
| QA300H-020A | 22 |
| QA300H-021A | 23 |
| QA300H-022A | 24 |
| QA300H-023A | 25 |
| QA300H-024A | 26 |
| QA300H-025A | 27 |
| QA300H-026A | 28 |
| QA300H-027A | 29 |
| QA300H-028A | 30 |
| QA300H-029A | 31 |
| QA300H-030A | 32 |
| QA300H-031A | 33 |
| QA300H-032A | 34 |

Instructions

- (1) Support for the DAA (DAS) Instruction with the INC (DEC) Instruction
- (2) BRA and BRN Instructions
- (3) BRN Instruction
- (4) The SUBX Instruction
- (5) Odd Address Values During STC Instruction Execution
- (6) Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing
- (7) The Difference Between EEPMOV.B and EEPMOV.W

Miscellaneous

- (1) Cautions on Stack Operation
- (2) On-Chip Peripheral LSI Access When the Bus Is Released
- (3) Areas That Can Be Used as ROM by the Vector Table
- (4) Pin State During the Oscillation Settling Time

Section 2 On-Chip Peripherals

DMA Controller

- (1) Receiving DMAC Startup Requests
- (2) Addresses During DMA Transfers
- (3) $\overline{\text{TEND}}$ Signal Output Timing 1
- (4) $\overline{\text{TEND}}$ Signal Output Timing 2
- (5) The Relationship Between the DMAC's DTE and DTIE Bits
- (6) DMAC Startup
- (7) The DMAC and Timer Interrupts
- (8) Operation After a DMAC End Interrupt Is Generated 1
- (9) Operation After a DMAC End Interrupt Is Generated 2
- (10) DMA Transfers Started up by Serial Transfers
- (11) Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin
- (12) Reverse Operation in the DMA Repeat Mode
- (13) Use of Dual-Function Pins
- (14) I/O Ports and the DREQ Pin

ITU

- (1) PWM Mode and Interrupts
- (2) Clearing the Counters
- (3) Pulse Output From the ITU
- (4) ITU Cascade Connections
- (5) Setting the ITU's PWM Output
- (6) ITU Output and Port Output
- (7) ITU Settings
- (8) Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode

Watchdog Timer

- (1) Halting the WDT's System Clock

| Q&A No. | Page |
|-------------|------|
| QA300H-033A | 36 |
| QA300H-034A | 37 |
| QA300H-035A | 38 |
| QA300H-036A | 39 |
| QA300H-037A | 40 |
| QA300H-038A | 41 |
| QA300H-039A | 42 |
| QA300H-040A | 43 |
| QA300H-041A | 44 |
| QA300H-042A | 45 |
| QA300H-043A | 46 |
| QA300H-101 | 47 |
| QA300H-102 | 49 |
| QA300H-103 | 50 |
| QA300H-104 | 51 |
| QA300H-105 | 52 |
| QA300H-106 | 53 |
| QA300H-107 | 54 |
| QA300H-108 | 55 |
| QA300H-109 | 56 |
| QA300H-110 | 57 |
| QA300H-111 | 58 |
| QA300H-112 | 59 |
| QA300H-113 | 60 |
| QA300H-114 | 61 |
| QA300H-115 | 62 |
| QA300H-116 | 63 |
| QA300H-117 | 64 |
| QA300H-118 | 65 |
| QA300H-119 | 66 |
| QA300H-120 | 67 |
| QA300H-121 | 69 |
| QA300H-122 | 72 |
| QA300H-123 | 73 |

Serial Communications Interface (SCI)

- (1) Using the RDR and TDR When the SCI Is Not Being Used
- (2) I/O Settings of Clock Pins for the SCI
- (3) Serial I/O Pin State
- (4) Simultaneous Transmission and Reception with the SCI
- (5) RDRF
- (6) Setting for Asynchronous Transmission
- (7) How Data Is Transferred to the TDR
- (8) Timing of Setting RDRF
- (9) Timing of Setting TDRE
- (10) SCI Reception Errors
- (11) Operating the SCI in External Clock Mode
- (12) System Clocks and SCK Phases

A/D Converter


- (1) Changing the A/D Mode and Channel During A/D Conversion

I/O Ports

- (1) Using General-Purpose Ports
- (2) Processing Ports When Not in Use

| Q&A No. | Page |
|-------------|------|
| QA300H-124 | 74 |
| QA300H-125 | 75 |
| QA300H-126 | 76 |
| QA300H-127 | 77 |
| QA300H-128 | 78 |
| QA300H-129 | 79 |
| QA300H-130 | 81 |
| QA300H-131A | 83 |
| QA300H-132A | 85 |
| QA300H-133 | 87 |
| QA300H-134 | 88 |
| QA300H-135 | 89 |
| QA300H-136 | 90 |
| QA300H-137 | 91 |
| QA300H-138 | 92 |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-001A |
| Topic | The Difference Between the CCR's V Flag and C Flag | | |
| Question | <p>Since the CCR's V flag and C flag both flag a 1 when an operation overflows, what is the difference?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="radio"/> Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | | | I/O ports |
| | | | |
| | | | |
| | | | |
| Answer | <p>The CCR's V flag is accessed to see if an overflow has occurred in a signed operation. In figure 1.1, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the negative minimum (H'80) or larger than the positive maximum (H'7F).</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| |  | | Other Technical Documentation |
| | | | Document Name |
| | <p>In contrast, the CCR's C flag is accessed to see if an overflow has occurred in an unsigned operation. In figure 1.2, which is a byte-sized operation, the flag is set to 1 when the result is smaller than the minimum (H'00) or larger than the maximum (H'FF).</p> | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-002A |
| Topic | The Relationship Between Data Size and V Flag Changes | | |
| Question | <p>Do the changes in the CCR's V flag vary with data size?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="radio"/> Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The CCR's V flag changes when an overflow is detected in the result of a signed arithmetic operation. This operation is the same for all data sizes. However, the timing of the changes in the flag varies as follows:</p> <ul style="list-style-type: none"> • Byte: When the value is smaller than H'80 or larger than H'7F. • Word: When the value is smaller than H'8000 or larger than H'7FFF. • Longword: When the value is smaller than H'80000000 or larger than H'7FFFFFFF. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------|---|--------------------|-----------------------------------|-----|-----|-----|--|--|----|-----|-----|-----|--|--|----|----|--|----|----|--|----|-----|-----|----------|--|--|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-003A | | | | | | | | | | | | | | | | | | | | | | | | |
| Topic | Use of General Registers | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <p>Can different general registers be used as 8-bit, 16-bit, and 32-bit registers at the same time?</p> | | Classification—H8/300H | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Software | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | <input type="radio"/> Registers | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Resets | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Instructions | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | ITU | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | SCI | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | |
| | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <p>Yes. Registers can be set freely for use as shown in figure 1.3.</p> | | Related Manuals | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Manual Title | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 33%;">E0</td> <td style="width: 33%;">R0H</td> <td style="width: 33%;">R0L</td> </tr> <tr> <td colspan="3">ER1</td> </tr> <tr> <td>E2</td> <td>R2H</td> <td>R2L</td> </tr> <tr> <td colspan="3">ER3</td> </tr> <tr> <td>E4</td> <td colspan="2">E4</td> </tr> <tr> <td>E5</td> <td colspan="2">E5</td> </tr> <tr> <td>E6</td> <td>R6H</td> <td>R6L</td> </tr> <tr> <td colspan="3">ER7 (SP)</td> </tr> </table> <p>Note: ER7 is used as the SP without any special notice being given.</p> | | E0 | R0H | R0L | ER1 | | | E2 | R2H | R2L | ER3 | | | E4 | E4 | | E5 | E5 | | E6 | R6H | R6L | ER7 (SP) | | | Other Technical Documentation |
| E0 | | | R0H | R0L | | | | | | | | | | | | | | | | | | | | | | | |
| ER1 | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E2 | | | R2H | R2L | | | | | | | | | | | | | | | | | | | | | | | |
| ER3 | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E4 | | | E4 | | | | | | | | | | | | | | | | | | | | | | | | |
| E5 | | | E5 | | | | | | | | | | | | | | | | | | | | | | | | |
| E6 | | | R6H | R6L | | | | | | | | | | | | | | | | | | | | | | | |
| ER7 (SP) | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Document Name | | | | | | | | | | | | | | | | | | | | | | | | |
| | See section 2.4.2, General Registers, in the following manuals: | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Related Microcomputer Technical Q&A | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Title | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Figure 1.3 Use of General Registers

Technical Questions and Answers

| Product | H8/300H | Q&A No. | QA300H-004 | | | | | | | | | | | | | | | | | | | | | |
|--|---|--------------------|---|-------------|----------|--------------------------------|------|----------------|--|-------------|----------|--|----------------|----------------|---|--------------|--|---------------|--|----------------------------------|----------------------------------|---|-------|--|
| Topic | Bus State While the CPU Is Operating | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <p>1. What is the bus state during CPU internal processing?</p> <p>2. What is the bus state after $\overline{\text{DREQ}}$ is received?</p> <p>3. What is the bus state after $\overline{\text{BREQ}}$ is received?</p> | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="radio"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> | | | | | | | | | | | | | | | | | | | | | |
| Answer | <p>See table 1.1.</p> <p>Table 1.1 Bus State While the CPU Is Operating</p> <table border="1"> <thead> <tr> <th>CPU Operation</th> <th>Address Bus</th> <th>Data Bus</th> </tr> </thead> <tbody> <tr> <td>During internal CPU processing</td> <td>Hold</td> <td>High impedance</td> </tr> <tr> <td>After $\overline{\text{DREQ}}$ is received</td> <td>DMA address</td> <td>DMA data</td> </tr> <tr> <td>After $\overline{\text{BREQ}}$ is received</td> <td>High impedance</td> <td>High impedance</td> </tr> </tbody> </table> | | CPU Operation | Address Bus | Data Bus | During internal CPU processing | Hold | High impedance | After $\overline{\text{DREQ}}$ is received | DMA address | DMA data | After $\overline{\text{BREQ}}$ is received | High impedance | High impedance | Related Manuals <table border="1"> <thead> <tr> <th>Manual Title</th> </tr> </thead> <tbody> <tr> <td> </td> </tr> </tbody> </table> Other Technical Documentation <table border="1"> <thead> <tr> <th>Document Name</th> </tr> </thead> <tbody> <tr> <td>See figure 6.18, External Bus Release State, in the following manuals:</td> </tr> <tr> <td>• <i>H8/3002 Hardware Manual</i></td> </tr> <tr> <td>• <i>H8/3003 Hardware Manual</i></td> </tr> <tr> <td>• <i>H8/3042 Series Hardware Manual</i></td> </tr> </tbody> </table> Related Microcomputer Technical Q&A <table border="1"> <thead> <tr> <th>Title</th> </tr> </thead> <tbody> <tr> <td> </td> </tr> </tbody> </table> | Manual Title | | Document Name | See figure 6.18, External Bus Release State, in the following manuals: | • <i>H8/3002 Hardware Manual</i> | • <i>H8/3003 Hardware Manual</i> | • <i>H8/3042 Series Hardware Manual</i> | Title | |
| CPU Operation | Address Bus | Data Bus | | | | | | | | | | | | | | | | | | | | | | |
| During internal CPU processing | Hold | High impedance | | | | | | | | | | | | | | | | | | | | | | |
| After $\overline{\text{DREQ}}$ is received | DMA address | DMA data | | | | | | | | | | | | | | | | | | | | | | |
| After $\overline{\text{BREQ}}$ is received | High impedance | High impedance | | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | | | | | | | | | | | | | | | | | | | | | | | | |
| See figure 6.18, External Bus Release State, in the following manuals: | | | | | | | | | | | | | | | | | | | | | | | | |
| • <i>H8/3002 Hardware Manual</i> | | | | | | | | | | | | | | | | | | | | | | | | |
| • <i>H8/3003 Hardware Manual</i> | | | | | | | | | | | | | | | | | | | | | | | | |
| • <i>H8/3042 Series Hardware Manual</i> | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-005A |
| Topic | Bus Modes | | |
| Question | <p>Section 6.2.1 of the H8/3003 Hardware Manual says, “When even 1 bit of the ABWCR is cleared to 0, the bus mode becomes 16 bits.” Does this mean that all areas can be accessed in 16-bit mode?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>No. When a given bit ADW_n (bus width control for area n) of the ABWCR (bus width control register) is cleared to 0, only that area whose bit is cleared can be accessed in 16-bit mode. The manual description might better read, “When even one area is set as a 16-bit accessed space, the H8/300H CPU goes into 16-bit bus mode and D15–D0 can all be used as the data bus. This means that I/O ports that are also used as the lower data bus (D7–D0) cannot be used as general ports, even in an 8-bit access space.”</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See table 6.4, Address Space and Data Bus Used, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-006A |
| Topic | Setting the Bus Controller in Area 7 | | |
| Question | <p>Since area 7 mixes on-chip RAM and internal I/O registers, in which areas are the bus widths and access states set by the bus controller valid?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | <input type="radio"/> Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>In area 7, the bus width and number of access states set by the bus controller are valid in areas other than the on-chip RAM and internal I/O registers. (The addresses of the area differ according to the product. See the manual for details.) On-chip RAM has a fixed bus width of 16-bits and a fixed number of access states of 2. The internal I/O registers can have bus widths of 8-bits or 16-bits, and have a fixed number of access states of 3.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See figure 6.2, Access Area Map for Each Operating Mode, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>When the RAME (RAM enable) bit of the SYSCR (system control register) is cleared to 0, the on-chip RAM is not valid and the settings of area 7 are followed. The CS signal outputs low in all of area 7.</p> | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-007A |
| Topic | External Installation of RAM to 8-Bit Bus Areas | | |
| Question | <p>When RAM is externally installed in <u>8-bit</u> bus space, which signal should be used to access it, \overline{HWR} or \overline{LWR}?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | <input type="radio"/> Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>Use the \overline{HWR} signal.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See table 6.4, Address Space and Data Bus Used, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | | | | | | |
|----------------------|--|--------------------|---|---------------------|--|----------------------|--|--------------|--|
| Product | H8/300H | Q&A No. | QA300H-008A-1 | | | | | | |
| Topic | Changing the Number of Wait States Inserted Per Area | | | | | | | | |
| Question | <p>1. Can the wait mode be set for individual areas?</p> <p>2. If not, how should the wait mode be set to change the number of access states inserted for individual areas?</p> | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="radio"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> | | | | | | |
| Answer | <p>1. WMS (wait mode select) bits 1 and 0 of the WCR (wait control register), which set the wait mode, are common to all areas. For this reason, the wait mode cannot be set for individual areas.</p> <p>2. The following areas, can, however, be mixed:</p> <ul style="list-style-type: none"> • Wait disabled areas • Areas to which wait states are only inserted by the $\overline{\text{WAIT}}$ pin (pin wait mode 0) • Areas in which WC (wait count) bits 1 and 0 of the WCR are valid (programmable wait mode, pin wait mode 1, or pin auto-wait mode) <p>The number of access states for individual areas can be changed by using these in combination. An example is shown below and in tables 1.2 and 1.3.</p> | | Related Manuals <table border="1"> <tr> <td>Manual Title</td> <td></td> </tr> </table> Other Technical Documentation <table border="1"> <tr> <td>Document Name</td> <td>See section 6.3.5 (5), WSC Setting Example, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> </td> </tr> </table> Related Microcomputer Technical Q&A <table border="1"> <tr> <td>Title</td> <td></td> </tr> </table> | Manual Title | | Document Name | See section 6.3.5 (5), WSC Setting Example, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | Title | |
| Manual Title | | | | | | | | | |
| Document Name | See section 6.3.5 (5), WSC Setting Example, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | | | | | | | |
| Title | | | | | | | | | |
| References | <p>The bus width and the enabled/disabled state of WSC (wait state controller) operation can be set for individual areas.</p> | | | | | | | | |

Technical Questions and Answers

| | | | |
|----------------|--|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-008A-2 |
| Topic | Changing the Number of Wait States Inserted Per Area | | |
| Answer | | | |

Example: To set the following access states for the following areas:

- Areas 0–1: 2 states
- Area 2: 3 states
- Areas 3–4: 4 states
- Area 5: 5 states
- Areas 6–7: 6 states

Table 1.2 Changing the Number of Wait States Inserted Per Area

| Area | Memory Map | Wait States from WC Bit | Enable/Disable of Wait Insertion from WAIT Pin | Waits from WAIT pin | Access States |
|--------|---|-------------------------|--|---------------------|---------------|
| Area 0 | 2-state access space | Invalid | Disable | — | 2 |
| Area 1 | Wait-disabled area | | | | |
| Area 2 | 3-state access space pin wait mode 0 | Invalid | Enable | 0 | 3 |
| Area 3 | | Valid/1 state | Enable | 0 | 4 |
| Area 4 | 3-state access space pin wait mode 1 | | | | |
| Area 5 | | | | | |
| Area 6 | 3-state access space | Invalid | Enable | 3 | 6 |
| Area 7 | pin wait mode 0 | | | | |

Table 1.3 Register Settings

| Register | Address | Setting | | | | | | | | | | | | | | | | | |
|---|---------|--|---|---|---|---|---|---|--|--|---|---|---|---|---|---|---|---|---|
| ASTCR (Access state control register) | H'FC | <table border="1" style="display: inline-table; text-align: center;"> <tr><td colspan="8">7</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> | 7 | | | | | | | | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 7 | | | | | | | | 0 | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | | | | | | | | | | | | |
| WCER (Wait state control enable register) | H'38 | <table border="1" style="display: inline-table; text-align: center;"> <tr><td colspan="8">7</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </table> | 7 | | | | | | | | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 7 | | | | | | | | 0 | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | | | | | | | | | | | | |
| WCR | H'F9 | <table border="1" style="display: inline-table; text-align: center;"> <tr><td colspan="8">7</td><td>0</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> </table> | 7 | | | | | | | | 0 | — | — | — | — | 1 | 0 | 0 | 1 |
| 7 | | | | | | | | 0 | | | | | | | | | | | |
| — | — | — | — | 1 | 0 | 0 | 1 | | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|----------------------------------|
| Product | H8/300H | Q&A No. | QA300H-011A |
| Topic | Interrupt Sampling | | |
| Question | <p>When are external interrupts (NMI, IRQn) sampled?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>Sampling occurs at every fall of the system clock ϕ.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | <p>See figure 18.17, Interrupt Input Timing, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> <p>See figure 20.17, Interrupt Input Timing, in the following manual:</p> <ul style="list-style-type: none"> • <i>H8/3042 Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-012A |
| Topic | Holding External Interrupts | | |
| Question | <p>1. Are the IRQn interrupt requests held if they are produced when the IRQnE (IRQ enable) bit of the IER (IRQ enable register), which controls external interrupts (IRQn), is cleared to 0?</p> <p>2. Are IRQn interrupt requests held if they are produced when interrupts are masked with the I and UI bits of the CCR (condition code register)?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>1. Yes. When the signal specified by the ISCR (IRQ sense control register) drives the IRQn pin, the IRQnF (IRQn flag) of the ISR (IRQ status register) is set to 1. This is not affected by the state of the IRQnE bit. When the IRQnE bit is set to 1 while the IRQnF is set to 1, an interrupt is requested. The IRQnF bit can be cleared with software.</p> <p>2. Yes. As in the above case, IRQnF is not affected by the state of the I and UI bits. When the IRQnE and IRQnF bits are set to 1 and the interrupt mask is cleared, the interrupt is accepted.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See figure 5.2, IRQ Interrupt Block Diagram, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-013A |
| Topic | Receiving NMIs During NMI Processing | | |
| Question | <p>If the NMI has the highest priority and is always accepted, will another NMI be accepted if it is generated while the NMI interrupt processing routine is running?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>If another NMI is generated while an NMI interrupt processing routine is running, that interrupt request is accepted superimposed over the first.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-015A |
| Topic | Disable Timing for Interrupts | | |
| Question | <p>1. Are interrupts disabled the instant that the peripheral module's interrupt enable bit is cleared to 0?</p> <p>2. When the interrupt enable bit of the IER (IRQ enable register) is cleared to 0, are interrupt instantly disabled?</p> | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input checked="" type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> |
| Answer | <p>1. Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is accepted after the instruction completes its execution.</p> <p>2. Interrupts are disabled after the instruction that cleared the interrupt enable bit to 0 finishes executing. When an interrupt request is generated while the zeroing instruction is executing, that interrupt request is not accepted after the instruction completes its execution since the request signal is cleared simultaneously with the enable bit. However, since the IRQn flag is held, the next time the interrupt enable bit is set to 1, that interrupt is accepted.</p> | | Related Manuals Manual Title Other Technical Documentation Document Name See section 5.5.1, Interrupt Generation and Disable Contention, in the following manuals: <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> Related Microcomputer Technical Q&A Title Also see section 1.3.2, Holding External Interrupts (QA300H-012A), in this manual. |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-016A |
| Topic | Exception Processing After a Reset | | |
| Question | <p>Are interrupts ever generated immediately following resets?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>No. Immediately after a reset, all interrupts, including NMIs, are disabled. However, when the first instruction of a program is executed, NMIs are accepted.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See section 4.2.3, Interrupts After a Reset, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-017A-1 |
| Topic | Using the Interrupt Controller | | |
| Question | <p>How should the two interrupt priority levels be used to make effective use of the interrupt controller?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>By rewriting the values set in IPRA and IPRB (interrupt priority registers A and B) for every interrupt processing routine, the interrupt priority can be changed at any time. IPRA and IPRB are 1-word registers, so they are easy to manipulate. A sample program is shown in figure 1.4. See the procedures after the figure for a more concrete example on use.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | <pre> PUSH R0 ———— Saves content of R0 MOV.W @IPRA, R0 ———— Saves IPRA value PUSH R0 ———— MOV.W #NEW, R0 ———— Sets the new IPRA value to NEW MOV.W R0, @IPRA ———— ANDC #'BF, CCR ———— Clears the UI bit : : POP R0 ———— Reverts to the saved IPRA value MOV.W R0, @IPRA ———— POP R0 ———— Reverts to the saved R0 value RTE </pre> | | Other Technical Documentation |
| | | | Document Name |
| | <p>Related Microcomputer Technical Q&A</p> | | Title |
| | | | |
| References | | | |

Figure 1.4 Sample Program

Technical Questions and Answers

| | | | |
|----------------|--------------------------------|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-017A-2 |
| Topic | Using the Interrupt Controller | | |
| Answer | | | |

1. Procedure for setting interrupt priority:
 - a. Set the UE (user bit enable) bit of the SYSCR (system control register) to 0, the I bit (interrupt mask) of the CCR (condition code register) to 1, and the CCR's UI (user bit/interrupt mask) bit to 0. In this state, only NMIs and priority 1 interrupt sources are accepted.
 - b. Set the interrupt priorities for each interrupt source on the user end.
 - c. Perform the following processing during the interrupt processing routines. Following the interrupt priorities set by the user, interrupts of priorities lower than the interrupt in question are masked by writing a 0 to the appropriate bits in IPRA and IPRB.
2. Figure 1.5 shows the processing procedures when the interrupt priorities set by the user are as shown in table 1.4.

Table 1.4 Interrupt Priorities

| Interrupt Source | User-Set Priorities | | Initial IPRA, IPRB Settings |
|------------------|---------------------|-----------------------------|-----------------------------|
| Timer 1 | 5 | Highest ↑ ↓ Lowest | 1 |
| Timer 2 | 4 | | 1 |
| SCI 1 | 3 | | 1 |
| Timer 3 | 2 | | 1 |
| Timer 4 | 1 | | 1 |
| SCI 2 | 0 | | 1 |




Figure 1.5 Processing Procedures

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-018A |
| Topic | Receiving an External IRQ1 After Returning From Hardware Standby Mode | | |
| Question | <p>In the hardware standby mode, I set the $\overline{\text{IRQ1}}$ pin to low and then left the hardware standby mode. Will interrupts be accepted after returning while the $\overline{\text{IRQ1}}$ pin remains low?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>Interrupts will not be accepted immediately after returning. A reset clears hardware standby mode. This initializes the IER (IRQ enable register) and IRQ1 becomes disabled (the IRQ1E (IRQ1 enable) bit of the IER = 0). Thereafter, if the IRQ1E bit of the IER is set to 1 and the I and UI bits of the CCR enable interrupts, interrupts will be accepted.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | <p>Other Technical Documentation</p> <p>Document Name</p> <p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |


Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-019A |
| Topic | Interrupt Priority Within Groups | | |
| Question | <p>1. When external interrupts occur simultaneously within groups with the same priority (for example, IRQ4–IRQ7) which has priority?</p> <p>2. When an IRQ4 interrupt occurs during an IRQ7 interrupt processing routine, what happens? (Does IRQ4 wait or does IRQ4 processing take priority?)</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | <input type="radio"/> Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>1. A priority is set within the IRQ4–IRQ7 interrupt group of IRQ4 > IRQ5 > IRQ6 > IRQ7.</p> <p>2. The IRQ7 is accepted first. After it is accepted, IRQ4–IRQ7 are all masked. When the I (interrupt mask) and UI (interrupt mask) bits of the CCR (condition code register) are enabled during the IRQ7 processing routine, IRQ4–IRQ7 can be accepted. When not enabled in the IRQ7 processing routine, the IRQ4 is accepted after returning from the IRQ7 processing routine.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See table 5.3, Interrupt Factors, Vector Addresses, and Interrupt Priority Ranking (1), in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | | |
|-------------------|---|--------------------|--|--|--|
| Product | H8/300H | Q&A No. | QA300H-020A | | |
| Topic | Interrupts When the Bus Is Released | | | | |
| Question | <p>Are interrupts that occur when the bus is released held?</p> | | Classification—H8/300H | | |
| | | | Software | | |
| | | | Registers | | |
| | | | Bus controller | | |
| | | | <input type="radio"/> Interrupts | | |
| | | | Resets | | |
| | | | Power-down mode | | |
| | | | Instructions | | |
| | | | Miscellaneous | | |
| | | | DMA controller | | |
| | | | ITU | | |
| | | | Watchdog timer | | |
| | | | SCI | | |
| | | | A/D converter | | |
| | | | I/O ports | | |
| | | | | | |
| | | | | | |
| | | | | | |
| Answer | <p>They are. After the bus release ends, they are accepted after the execution of one instruction. This is the same regardless of whether they are sensed by edge or level.</p> | | Related Manuals | | |
| | | | Manual Title | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | Other Technical Documentation | | |
| | | | Document Name | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | Related Microcomputer Technical Q&A | | |
| | | | Title | | |
| | | | | | |
| | | | | | |
| References | | | | | |
| | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|-------------|
| Product | H8/300H | Q&A No. | QA300H-021A |
| Topic | NMI Sampling Timing and Receiving After Reset | | |
| Question | | | |
| | <p>After reset, when does sampling of the NMI signal begin?</p> | | |
| Answer | | | |
| | <p>Sampling of the NMI signal begins simultaneously with the fall of the system clock in which the reset clear was sampled. The NMI is not accepted, however, until after the execution of the first instruction after the reset is cleared (see figure 1.6)</p>  <p>Figure 1.6 NMI Sampling Timing and Receiving After Reset</p> | | |
| References | | | |
| | | | |

Classification—H8/300H

- Software
- Registers
- Bus controller
- Interrupts
- Resets
- Power-down mode
- Instructions
- Miscellaneous
- DMA controller
- ITU
- Watchdog timer
- SCI
- A/D converter
- I/O ports

Related Manuals

Manual Title

Other Technical Documentation

Document Name

Related Microcomputer Technical Q&A

Title

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-022A |
| Topic | Initializing SP After Reset | | |
| Question | <p>Why does the SP (stack pointer) have to be initialized immediately after a reset?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="radio"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>If an interrupt is accepted before the SP is initialized, the save address when the PC (program counter) is saved by the interrupt exception processing becomes undefined. The PC could be written to a blank address, to the I/O registers and so on, which makes it impossible to read them correctly on return. This can cause run-away operation. To avoid this, initialize the SP immediately after a reset.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 4.2.3, Interrupts After a Reset, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-023A |
| Topic | Pin State During Power-On Reset | | |
| Question | <p>What pin states do I need to pay attention to during power-on resets?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | <input type="radio"/> Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>During a power-on reset, set the device to an operating mode that uses the mode pins (MD0–MD2) and keep the $\overline{\text{STBY}}$ pin high. Also remember that the ϕ output data is undefined until oscillation settles.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See section 3.1.1, Types of Operating Mode Selection, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-024A |
| Topic | RESO Pin Output From RES Pin Input | | |
| Question | <p>What is the RESO pin state for reset state (RES = low)?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="radio"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The RESO pin is high impedance for reset state (RES = low). It does not go to reset output (RESO = low).</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-026A |
| Topic | Cautions for Reset Input | | |
| Question | <p>Are there any cautions for reset input?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | <input type="radio"/> Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>When the $\overline{\text{RES}}$ pin is made low, a reset begins, but to be sure that a reset is performed, it must be low for at least 20 ms when the power is turned on and at least 10 system clock cycles when operating. When it goes high thereafter, reset exception processing begins. If these conditions are not satisfied, operation thereafter cannot be guaranteed.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | <p>Other Technical Documentation</p> <p>Document Name</p> <p>See section 4.2.2, Reset Sequence, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |


Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|---------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-027A |
| Topic | Executing Instructions When Switching to Hardware Standby Mode | | |
| Question | <p>What happens to executing instructions when the \overline{STBY} pin goes low and the hardware standby mode is entered?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | <input type="radio"/> Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | | | I/O ports |
| | | | |
| | | | |
| | | | |
| Answer | <p>The executing instruction halts without waiting to finish and its operation cannot be guaranteed. To preserve the contents of RAM, clear the RAME (RAM enable) bit of the SYSCR (system control register) to 0.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 17.5.1, Transition to Hardware Standby Mode, in the following manuals:</p> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> <p>See section 19.5.1, Transition to Hardware Standby Mode, in the following manual:</p> <ul style="list-style-type: none"> • <i>H8/3042 Series Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-028A |
| Topic | Mode Pins During Hardware Standby Mode | | |
| Question | <p>What happens when the mode pins (MD2–MD0) are changed in hardware standby mode?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | <input type="radio"/> Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The result is abnormal hardware standby mode operation. Do not change the mode pins while in hardware standby mode. When the mode is changed to PROM mode, for example, the power consumption goes up.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|--------------------|---|--------------------------|----------|--------------------------|-----------|--------------------------------------|----------------|--------------------------|---|--------------------------|---|--|-----------------|--------------------------|--------------|--------------------------|---------------|--------------------------|----------------|--------------------------|-----|--------------------------|----------------|--------------------------|-----|--------------------------|---------------|--------------------------|-----------|--------------------------|--|--------------------------|--|--------------------------|--|
| Product | H8/300H | Q&A No. | QA300H-029A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Topic | Returning From Hardware Standby Mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Question | <p>I know that the $\overline{\text{RES}}$ pin has to be kept low and the $\overline{\text{STBY}}$ pin changed to high to return from hardware standby mode, but how long before the $\overline{\text{STBY}}$ pin is changed to high does the $\overline{\text{RES}}$ pin have to be low?</p> | | Classification—H8/300H <table border="1"> <tr><td><input type="checkbox"/></td><td>Software</td></tr> <tr><td><input type="checkbox"/></td><td>Registers</td></tr> <tr><td><input type="checkbox"/></td><td>Bus controller</td></tr> <tr><td><input type="checkbox"/></td><td>Interrupts</td></tr> <tr><td><input type="checkbox"/></td><td>Resets</td></tr> <tr><td><input checked="" type="checkbox"/></td><td>Power-down mode</td></tr> <tr><td><input type="checkbox"/></td><td>Instructions</td></tr> <tr><td><input type="checkbox"/></td><td>Miscellaneous</td></tr> <tr><td><input type="checkbox"/></td><td>DMA controller</td></tr> <tr><td><input type="checkbox"/></td><td>ITU</td></tr> <tr><td><input type="checkbox"/></td><td>Watchdog timer</td></tr> <tr><td><input type="checkbox"/></td><td>SCI</td></tr> <tr><td><input type="checkbox"/></td><td>A/D converter</td></tr> <tr><td><input type="checkbox"/></td><td>I/O ports</td></tr> <tr><td><input type="checkbox"/></td><td></td></tr> <tr><td><input type="checkbox"/></td><td></td></tr> <tr><td><input type="checkbox"/></td><td></td></tr> </table> | <input type="checkbox"/> | Software | <input type="checkbox"/> | Registers | <input type="checkbox"/> | Bus controller | <input type="checkbox"/> | Interrupts | <input type="checkbox"/> | Resets | <input checked="" type="checkbox"/> | Power-down mode | <input type="checkbox"/> | Instructions | <input type="checkbox"/> | Miscellaneous | <input type="checkbox"/> | DMA controller | <input type="checkbox"/> | ITU | <input type="checkbox"/> | Watchdog timer | <input type="checkbox"/> | SCI | <input type="checkbox"/> | A/D converter | <input type="checkbox"/> | I/O ports | <input type="checkbox"/> | | <input type="checkbox"/> | | <input type="checkbox"/> | |
| <input type="checkbox"/> | | | Software | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Registers | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Bus controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Interrupts | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Resets | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input checked="" type="checkbox"/> | Power-down mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Instructions | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Miscellaneous | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | DMA controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | ITU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | Watchdog timer | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | SCI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | A/D converter | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | I/O ports | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <input type="checkbox"/> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Answer | <p>To return from hardware standby mode, the $\overline{\text{RES}}$ pin has to be low for 100 ns before the $\overline{\text{STBY}}$ pin is changed to high. (See figure 1.8.)</p>  <p style="text-align: center;">Figure 1.8 Standby Release Timing</p> | | Related Manuals <table border="1"> <tr> <td>Manual Title</td> <td></td> </tr> <tr> <td></td> <td></td> </tr> <tr> <td>Other Technical Documentation</td> <td></td> </tr> <tr> <td>Document Name</td> <td>See Appendix E, Hardware Standby Mode Transition (Return Timing), in the following manuals:</td> </tr> <tr> <td></td> <td> <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> </td> </tr> <tr> <td>Related Microcomputer Technical Q&A</td> <td></td> </tr> <tr> <td>Title</td> <td></td> </tr> <tr> <td></td> <td></td> </tr> </table> | Manual Title | | | | Other Technical Documentation | | Document Name | See Appendix E, Hardware Standby Mode Transition (Return Timing), in the following manuals: | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | Related Microcomputer Technical Q&A | | Title | | | | | | | | | | | | | | | | | | | | | |
| Manual Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Other Technical Documentation | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Document Name | See Appendix E, Hardware Standby Mode Transition (Return Timing), in the following manuals: | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Related Microcomputer Technical Q&A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Title | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--|---------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-032A-1 |
| Topic | Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction | | |
| Question | <p>How does the H8/300H CPU operate when an interrupt comes in during a SLEEP instruction fetch or while a SLEEP instruction is executing?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | <input type="radio"/> Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>Operation varies, depending on the time the interrupt request occurs, as shown below:</p> <p>A. During SLEEP instruction fetch: The interrupt exception processing starts after the previous instruction finishes executing. The saved PC becomes the address of the SLEEP instruction. After returning from the interrupt service routine, the SLEEP instruction executes.</p> <p>B. During SLEEP instruction execution (case 1): Interrupt exception processing starts without going through the sleep state. The saved PC becomes the address of the instruction after the SLEEP instruction. After returning from the interrupt service routine, the instruction after the SLEEP instruction executes.</p> <p>C. During SLEEP instruction execution (case 2): The sleep mode is canceled 6 states later and the interrupt service routine starts. (See figure 1.11.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | Related Microcomputer Technical Q&A | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|----------------|---|--------------------|---------------|
| Product | H8/300H | Q&A No. | QA300H-032A-2 |
| Topic | Operation When an Interrupt is Requested During Execution or While Fetching a SLEEP Instruction | | |
| Answer | | | |




Figure 1.11 Timing When an Interrupt Request Occurs During SLEEP Instruction Fetch or Execution

Technical Questions and Answers

| | | | |
|-------------------|---|--|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-034A |
| Topic | BRA and BRN Instructions | | |
| Question | <p>1. What is the difference between BRA (BT) and JMP? Also, what does it mean for the condition to be "True"?</p> <p>2. What does it mean for the BRN (BF) condition to be "False"?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>1. The BRA instruction can be used just like the JMP instruction, but differs in the following points:</p> <ul style="list-style-type: none"> • It can only branch in the range +127 bytes to –128 bytes for d:8 and +32767 bytes to –32768 bytes for d:16. • If the relative values of objects do not change, the program can be relocated. • Execution states and instruction size are different. • Assembler format is different. <p>A condition of True means that since this instruction always branches, the branch condition is always True.</p> <p>2. A condition of False means that since this instruction never branches, the branch condition is always False.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | Related Microcomputer Technical Q&A | |
| | | Title | |
| | | | |
| References | | | |

Technical Questions and Answers

| Product | H8/300H | Q&A No. | QA300H-035A | | | | | | | | | | | | |
|-------------------|---|--------------------|--|-------------------------------------|-------------------------------------|-----|----------|----|--|----------|----|-----|---|----|------------------------|
| Topic | BRN Instruction | | | | | | | | | | | | | | |
| Question | <p>What kind of instruction is BRN (BF)?</p> | | Classification—H8/300H | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Software | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Registers | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Bus controller | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Interrupts | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Resets | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Power-down mode | | | | | | | | | | | | |
| | | | <input type="radio"/> Instructions | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Miscellaneous | | | | | | | | | | | | |
| | | | <input type="checkbox"/> DMA controller | | | | | | | | | | | | |
| | | | <input type="checkbox"/> ITU | | | | | | | | | | | | |
| | | | <input type="checkbox"/> Watchdog timer | | | | | | | | | | | | |
| | | | <input type="checkbox"/> SCI | | | | | | | | | | | | |
| | | | <input type="checkbox"/> A/D converter | | | | | | | | | | | | |
| | <input type="checkbox"/> I/O ports | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| Answer | <p>BRN is a convenient instruction that replaces conditional branch instructions during debugging. It operates the same as the NOP instruction, but its size and execution time differ as described in table 1.5.</p> <p>Table 1.5 The BRN Instruction</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Instruction</th> <th style="text-align: left;">Instruction Size (Bytes)</th> <th style="text-align: left;">Instruction Execution Time (States)</th> </tr> </thead> <tbody> <tr> <td>BRN</td> <td>d:8 2</td> <td>4*</td> </tr> <tr> <td></td> <td>d:16 4</td> <td>6*</td> </tr> <tr> <td>NOP</td> <td>2</td> <td>2*</td> </tr> </tbody> </table> <p>Note: For a 16-bit bus/2-state access space or an instruction fetch from the on-chip ROM.</p> | | Instruction | Instruction Size (Bytes) | Instruction Execution Time (States) | BRN | d:8 2 | 4* | | d:16 4 | 6* | NOP | 2 | 2* | Related Manuals |
| Instruction | | | Instruction Size (Bytes) | Instruction Execution Time (States) | | | | | | | | | | | |
| BRN | | | d:8 2 | 4* | | | | | | | | | | | |
| | | | d:16 4 | 6* | | | | | | | | | | | |
| NOP | | | 2 | 2* | | | | | | | | | | | |
| | | | Manual Title | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | Other Technical Documentation | | | | | | | | | | | | | | |
| | Document Name | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | Related Microcomputer Technical Q&A | | | | | | | | | | | | | | |
| | Title | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| References | <p>Like BRN, BRA (BT) is convenient to use during debugging.</p> | | | | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-036A |
| Topic | The SUBX Instruction | | |
| Question | <p>Why does the SUBX instruction (subtraction with carry) preserve the Z flag when the result of execution is 0?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The SUBX instruction is used to divide a subtraction operation into multiple subtractions. After the SUBX instruction is executed, the Z flag reflects the result of all of these operations (See figure 1.12.). It does not reflect the results of each individual SUBX instruction.</p> <div data-bbox="89 1012 807 1156" data-label="Diagram"> <pre> graph LR Z[Reflected in Z flag] --> S1[SUB RmL, RnL] Z --> S2[SUBX RmH, RnH] </pre> </div> <p style="text-align: center;">Figure 1.12 Z Flag</p> <p>When the SUBX instruction results in a 0, the Z flag thus holds the result of the previous operation.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-037A |
| Topic | Odd Address Values During STC Instruction Execution | | |
| Question | <p>What is the odd address value when an STC instruction is executed and the CCR stored in an (register indirect) even address?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>Undefined.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-038A |
| Topic | Interrupts and DMA Transfer Requests While the EEPMOV Instruction Is Executing | | |
| Question | <ol style="list-style-type: none"> When an interrupt occurs during the execution of an EEPMOV instruction, what happens to that interrupt request? What happens when a DMA transfer request occurs during the execution of an EEPMOV instruction? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Answer | <ol style="list-style-type: none"> When an interrupt occurs during the execution of an EEPMOV.B instruction, the interrupt is held and accepted when the instruction finishes executing. It is handled the same as when an interrupt occurs during ordinary instruction execution. However, NMIs that occur during EEPMOV.W execution are accepted after transfer of the byte in transfer is completed. For interrupts other than NMIs, operation is the same as for EEPMOV.B. The DMA transfer is executed between the read cycle and write cycle of the EEPMOV instruction. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 2.2.28 (items 1 and 2), EEPMOV, in the following manual: | | |
| | <ul style="list-style-type: none"> <i>H8/300H Series Programming Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | H8/300H | Q&A No. | QA300H-039A |
| Topic | The Difference Between EEPMOV.B and EEPMOV.W | | |
| Question | <p>What is the difference between EEPMOV.B and EEPMOV.W?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | <input type="radio"/> Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | | | I/O ports |
| | | | |
| | | | |
| | | | |
| Answer | <p>The transfer data size of both the EEPMOV.B and EEPMOV.W instructions is byte, but there are some differences, as described below.</p> <ul style="list-style-type: none"> Size of register that counts the transfer bytes: EEPMOV.B: Byte (maximum number of transfer bytes is 255). EEPMOV.W: Word (maximum number of transfer bytes is 65535). Enable/disable of interrupt acceptance: EEPMOV.B: Accepted after instruction executes (all held). EEPMOV.W: NMI alone is accepted after transfer of byte in transfer is completed (all others held). | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 2.2.28 (1), (2) EEPMOV</p> <ul style="list-style-type: none"> <i>H8/300H Series Programming Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|---|
| Product | H8/300H | Q&A No. | QA300H-040A |
| Topic | Cautions on Stack Operation | | |
| Question | <p>Are there any particular cautions about stack operation to be aware of?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>On the H8/300H, the stack area is always accessed by word or longword. When the stack pointer is set to an odd number, malfunctions can result. Use the PUSH or POP instructions to stack. The initial value of SP (stack pointer) is undefined. It is initialized by the user.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | See section 2.4.4 Initial CPU Resistor, section 2.5.2 Memory Data Formats, in the following manuals: |
| | | | <ul style="list-style-type: none"> • <i>H8/3002 Hardware Manual</i> • <i>H8/3003 Hardware Manual</i> • <i>H8/3042 Series Hardware Manual</i> |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-041A |
| Topic | On-Chip Peripheral LSI Access When the Bus Is Released | | |
| Question | <p>Can external devices (bus master) access internal registers of the H8/300H when the H8/300H CPU has released the bus to an external device?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | | | <input type="checkbox"/> I/O ports |
| | | | |
| | | | |
| | | | |
| Answer | <p>No. Internal registers cannot be accessed from external devices.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | |
|-------------------|---|--|--------------------------------------|--|
| Product | H8/300H | Q&A No. | QA300H-042A | |
| Topic | Areas That Can Be Used as ROM by the Vector Table | | | |
| Question | <ol style="list-style-type: none"> 1. Can the empty areas of the vector table (reserved by system or reserve) be used as ROM? 2. Can the empty areas of the I/O registers be used as ROM? | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | <input type="radio"/> Miscellaneous | |
| | | | DMA controller | |
| | | | ITU | |
| | | | Watchdog timer | |
| | | | SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <ol style="list-style-type: none"> 1. The vector numbers reserved by the system (4–6) on the vector table cannot be used. Reserve addresses, however, can be used as ROM. Unused interrupt vector addresses on the vector table can also be used. 2. The empty areas of the I/O registers cannot be used. | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | | Related Microcomputer Technical Q&A | | |
| | | Title | | |
| | | | | |
| References | <p>Items reserved by the system are used by development tools. Addresses reserved by the system and reserve addresses are listed in the manual. Branch address areas of "memory indirect" addressing can use addresses other than those reserved by the system or those of used by the vector table.</p> | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | H8/300H | Q&A No. | QA300H-043A |
| Topic | Pin State During the Oscillation Settling Time | | |
| Question | <p>What are the pin states during oscillation settling time after the software standby mode is cleared?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="radio"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The same as in the software standby mode.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| Product | Common | Q&A No. | QA300H-101-1 | | | | | | | | | | | | | | |
|----------------------------|--|--------------------|--------------------------------------|-------------------|----------|----------------------------|-----------|---------|----------------------------|-----------|--------|----------------------------|-----------|----------------------------|-----------|--------|------------------------|
| Topic | Receiving DMAC Startup Requests | | | | | | | | | | | | | | | | |
| Question | <p>When a DMA controller startup request occurs:</p> <ol style="list-style-type: none"> When is the request forced to wait? Is the request accepted under the following conditions? <ul style="list-style-type: none"> During EEPMOV execution During read-modify-write instruction execution During DMAC cycle steal transfers. | | Classification—H8/300H | | | | | | | | | | | | | | |
| | | | Software | | | | | | | | | | | | | | |
| | | | Registers | | | | | | | | | | | | | | |
| | | | Bus controller | | | | | | | | | | | | | | |
| | | | Interrupts | | | | | | | | | | | | | | |
| | | | Resets | | | | | | | | | | | | | | |
| | | | Power-down mode | | | | | | | | | | | | | | |
| | | | Instructions | | | | | | | | | | | | | | |
| | | | Miscellaneous | | | | | | | | | | | | | | |
| | | | <input type="radio"/> DMA controller | | | | | | | | | | | | | | |
| | | | ITU | | | | | | | | | | | | | | |
| | | | Watchdog timer | | | | | | | | | | | | | | |
| | | | SCI | | | | | | | | | | | | | | |
| | | | A/D converter | | | | | | | | | | | | | | |
| | | | I/O ports | | | | | | | | | | | | | | |
| Answer | <ol style="list-style-type: none"> The bus arbiter priority order is: external bus master > refresh controller > DMAC > CPU. This means that DMA requests are not accepted when an external bus master or refresh controller with a priority higher than the DMAC has the bus. Since the DMAC channels have the priorities (for H8/3003) shown in table 2.1, the request waits when a higher priority channel is transferring. <p>Table 2.1 DMAC Channel Priority</p> <table border="1"> <thead> <tr> <th>Short Address Mode</th> <th>Full Address Mode</th> <th>Priority</th> </tr> </thead> <tbody> <tr> <td>Channel 0 A Channel 0 B</td> <td>Channel 0</td> <td>Highest</td> </tr> <tr> <td>Channel 1 A Channel 1 B</td> <td>Channel 1</td> <td rowspan="2" style="text-align: center;">↑ ↓</td> </tr> <tr> <td>Channel 2 A Channel 2 B</td> <td>Channel 2</td> </tr> <tr> <td>Channel 3 A Channel 3 B</td> <td>Channel 3</td> <td>Lowest</td> </tr> </tbody> </table> | | Short Address Mode | Full Address Mode | Priority | Channel 0 A Channel 0 B | Channel 0 | Highest | Channel 1 A Channel 1 B | Channel 1 | ↑ ↓ | Channel 2 A Channel 2 B | Channel 2 | Channel 3 A Channel 3 B | Channel 3 | Lowest | Related Manuals |
| Short Address Mode | | | Full Address Mode | Priority | | | | | | | | | | | | | |
| Channel 0 A Channel 0 B | | | Channel 0 | Highest | | | | | | | | | | | | | |
| Channel 1 A Channel 1 B | | | Channel 1 | ↑ ↓ | | | | | | | | | | | | | |
| Channel 2 A Channel 2 B | | | Channel 2 | | | | | | | | | | | | | | |
| Channel 3 A Channel 3 B | Channel 3 | Lowest | | | | | | | | | | | | | | | |
| | Manual Title | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | Other Technical Documentation | | | | | | | | | | | | | | | | |
| | Document Name | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | Related Microcomputer Technical Q&A | | | | | | | | | | | | | | | | |
| | Title | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| References | | | | | | | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|----------------|---------------------------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-101-2 |
| Topic | Receiving DMAC Startup Requests | | |
| Answer | | | |

2. During EEPMOV execution, requests are accepted between the read cycle and the write cycle. During read-modify-write instruction execution, requests are accepted between the read cycle, instruction fetch, and the write cycle. During cycle steal transfers, requests are accepted if the channel of the transfer request is higher in priority than the current channel.

References

1. BSET, BCLR, BNOT, BST and BIST are read-modify-write instructions.
2. When the wait is longer than those described above, wait states may have been inserted by a CPU bus cycle that has a DREQ request. (See figure 2.1.)




Figure 2.1 Wait State Insertion

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-102 |
| Topic | Addresses During DMA Transfers | | |
| Question | Doesn't the CPU cause problems in DMAC operation if it reads the MAR (memory address register) during DMA transfers? | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input checked="" type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>Reading the MAR does not have any affect on DMA operation. However, when longword data is read, a DMA cycle can enter between reading of the top 16-bits of data and the bottom 16-bits of data, as described in the manual. As a result, the value read may differ from the actual value. The timing at which the MAR is updated is shown in figure 2.2.</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |
| | <p>There should be no mistake in the value read so long as the bottom 16-bit (MARH, MARL) value is read with the MOV.W instruction.</p> | | |





Figure 2.2 MAR Update Timing

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|---|
| Product | Common | Q&A No. | QA300H-103 |
| Topic | $\overline{\text{TEND}}$ Signal Output Timing 1 | | |
| Question | Is the $\overline{\text{TEND}}$ signal output at every byte/word transfer? | | Classification—H8/300H <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="radio"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <p>The $\overline{\text{TEND}}$ signal is output when the startup source is an external request (using the $\overline{\text{DREQ}}$ pin). In operating modes other than block transfer mode, the $\overline{\text{TEND}}$ signal is driven low during the final transfer write cycle. For block transfers, it is low during the write cycle just before the end of a 1 block transfer. It is not output at every byte/word. (See figure 2.3.)</p> | | Related Manuals Manual Title Other Technical Documentation Document Name Related Microcomputer Technical Q&A Title |
| References | | | |


Technical Questions and Answers

| | | | | | | | | | | | |
|--|---|--------------------|--|---------------------|--|--------------------------------------|--|----------------------|--|--|--|
| Product | Common | Q&A No. | QA300H-104 | | | | | | | | |
| Topic | $\overline{\text{TEND}}$ Signal Output Timing 2 | | | | | | | | | | |
| Question | <p>At what timing is the $\overline{\text{TEND}}$ signal output?</p> | | Classification—H8/300H | | | | | | | | |
| | | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input checked="" type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports | | | | | | | | |
| Answer | <p>The $\overline{\text{TEND}}$ signal is output in the write cycle when the ETCR (transfer count register) becomes H'00. Figure 2.4 illustrates the timing.</p>  | | Related Manuals | | | | | | | | |
| | | | <table border="1"> <tr> <td data-bbox="831 840 984 874">Manual Title</td> <td data-bbox="984 840 1146 874"></td> </tr> <tr> <td data-bbox="831 1013 1012 1048">Other Technical Documentation</td> <td data-bbox="1012 1013 1146 1048"></td> </tr> <tr> <td data-bbox="831 1065 1028 1100">Document Name</td> <td data-bbox="1028 1065 1146 1100"></td> </tr> <tr> <td data-bbox="831 1239 1088 1274">Related Microcomputer Technical Q&A</td> <td data-bbox="1088 1239 1146 1274"></td> </tr> <tr> <td data-bbox="831 1291 907 1326">Title</td> <td data-bbox="907 1291 1146 1326"></td> </tr> </table> | Manual Title | | Other Technical Documentation | | Document Name | | Related Microcomputer Technical Q&A | |
| Manual Title | | | | | | | | | | | |
| Other Technical Documentation | | | | | | | | | | | |
| Document Name | | | | | | | | | | | |
| Related Microcomputer Technical Q&A | | | | | | | | | | | |
| Title | | | | | | | | | | | |
| References | | | | | | | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-108 |
| Topic | Operation After a DMAC End Interrupt Is Generated 1 | | |
| Question | <p>When the transfer count register becomes H'0000 while the DMAC is in use and an end interrupt is generated:</p> <ol style="list-style-type: none"> When is the next transfer request accepted? Are transfer requests generated before the DMA transfer starts ignored? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <ol style="list-style-type: none"> The next transfer request is accepted when the DTE (data transfer enable) bit is set to 1 by software. When the transfer count register reaches H'0000 and a transfer end interrupt is generated, the DTE bit of the DTCR (data transfer control register) is cleared and data transfer is disabled. To do another transfer, set the transfer count register during the end interrupt routine and then set the DTE bit to 1. When the startup request is an internal interrupt, a CPU interrupt is requested when the DTE bit is 0. For more information, see the hardware manual. When the startup request is an external request, it is ignored if it is an edge. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | See section 8.6, Cautions on Use, in the following manuals: | | |
| | <ul style="list-style-type: none"> H8/3002 Hardware Manual H8/3003 Hardware Manual H8/3042 Series Hardware Manual | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-109 |
| Topic | Operation After a DMAC End Interrupt Is Generated 2 | | |
| Question | <p>When the transfer count register becomes H'0000 while the DMAC is in use and the transfer ends, when is the transfer end interrupt generated?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | | | I/O ports |
| Answer | <p>After the transfer ends, an interrupt request is generated and the bus is released. When the CPU captures the bus, the transfer end interrupt is performed after the executing instruction ends. (See figure 2.7.)</p>  <p style="text-align: center;">Figure 2.7 Timing at DMAC End Interrupt</p> | | Related Manuals |
| | | | Manual Title |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | Title | | |
| References | | | |

Technical Questions and Answers

| | | | | |
|-------------------|---|--------------------|--|--|
| Product | Common | Q&A No. | QA300H-110 | |
| Topic | DMA Transfers Started up by Serial Transfers | | | |
| Question | <p>Can more than 256 transfers be done between memory and I/Os when SCI and DMAC are used together to send and receive?</p> | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | Miscellaneous | |
| | | | <input type="radio"/> DMA controller | |
| | | | ITU | |
| | | | Watchdog timer | |
| | | | SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <p>When the DMAC is started up by the SCI, I/O mode should be used. The maximum number of transfers allowed will then be 65,536. To transfer more data than this, data must be stored in memory and the transfer counter reset with a transfer end interrupt.</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | | | Related Microcomputer Technical Q&A | |
| | | | Title | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-111 |
| Topic | Time Until DMAC Startup by the $\overline{\text{DREQ}}$ Pin | | |
| Question | <p>Why is 4 states the minimum time to startup the DMAC from the $\overline{\text{DREQ}}$ pin?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | A/D converter | | |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The delay time from the $\overline{\text{DREQ}}$ pin to the internal DMAC module is 2 states. The bus arbiter internal processing time is also 2 states. This means a minimum of 4 states (the sum of these figures) is required.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |


Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-113 |
| Topic | Use of Dual-Function Pins | | |
| Question | <p>When the DMAC is used under the following conditions, can the $\overline{\text{TEND}}/\overline{\text{CS}}$ dual-function pin be used as a $\overline{\text{CS}}$ output?</p> <p>Conditions: Full-address transfer mode, external request (low level input from DREQ pin) for the startup source.</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>It cannot be used as a $\overline{\text{CS}}$ output. When external request is selected as the startup source, the $\overline{\text{TEND}}/\overline{\text{CS}}$ dual-function pin concerned becomes a $\overline{\text{TEND}}$ output pin. For more information, see the I/O Port section in the hardware manual.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>See section 9, I/O Ports, in the following manual:</p> <ul style="list-style-type: none"> • <i>H8/3003 Hardware Manual</i> | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-114 |
| Topic | I/O Ports and the $\overline{\text{DREQ}}$ Pin | | |
| Question | <ol style="list-style-type: none"> How should the DTE (data transfer enable) bit of the DTCR (data transfer control register) be set to use pins that are used both as $\overline{\text{DREQ}}$ pins and I/O ports as I/O ports? How should dual-function pins be set for use as $\overline{\text{DREQ}}$ pins? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | <input type="radio"/> DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Answer | <ol style="list-style-type: none"> They can be used as I/O ports without regard to the DTE bit. To use dual-function pins as $\overline{\text{DREQ}}$ pins, clear the DDR (data direction register) of affected ports to 0. When the DDR is set to 1, port output is detected as $\overline{\text{DREQ}}$ input. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-115 |
| Topic | PWM Mode and Interrupts | | |
| Question | <p>When the ITU is used in the PWM mode and interrupts are enabled, is it necessary to clear the IMFB (input capture/compare match flag B) of the TSR (timer status register) to 0 within the interrupt processing routine or is the IMFB automatically cleared when an IMIB interrupt is generated?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | <input type="radio"/> ITU | | |
| | Watchdog timer | | |
| | SCI | | |
| | A/D converter | | |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The IMFB flag must be cleared to 0 within the interrupt processing routine. The timing when the flag is cleared by the program is shown in figure 2.9.</p>  <p style="text-align: center;">Figure 2.9 IMFB Flag</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | <p>To clear the IMFB flag, use the BCLR instruction.</p> | | |

Technical Questions and Answers

| | | | | |
|-------------------|---|--------------------|--|--|
| Product | Common | Q&A No. | QA300H-116 | |
| Topic | Clearing the Counters | | | |
| Question | <p>How do I clear the ITU counter using software?</p> | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | Miscellaneous | |
| | | | DMA controller | |
| | | | <input type="radio"/> ITU | |
| | | | Watchdog timer | |
| | | | SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <p>Clear the TCNT (timer counter) by writing H'0000 to it. The counter value is not cleared by rewriting the TSTR (timer start register).</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | | | Related Microcomputer Technical Q&A | |
| | | | Title | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-117 |
| Topic | Pulse Output From the ITU | | |
| Question | <p>How do I get a specific number of pulses output (say, 10) and then stop the pulse output?</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input checked="" type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | | | <input type="checkbox"/> A/D converter |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <ol style="list-style-type: none"> When 1 DMAC channel can be used: Pulses are output in the ITU's PWM mode. <i>In this case, the DMAC is started up by an ITU compare match.</i> Set DMA transfers for 10 and generate a transfer end interrupt to stop the ITU. This DMA transfer is aimed at starting up 10 times; set the data transfer so that it does not affect CPU operation (transfer data, transfer source address, transfer destination address). When other timers can be used: Output pulses are input to the TCLK pin (clock input pin) and events counted by another timer (x). When the timer (x) compare register reaches a count of 10, a compare match interrupt is generated and the ITU stops. On the H8/300H, TIOCA0/TCLKC and TIOCB0/TCLKD are dual-function pins. For this reason, no extra wiring needs to be added on the board to output pulses from channel 0 and use TCLKC and TCLKD as input pins. When using software: Generate compare match interrupts each time and count with the interrupt processing routine. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-118 |
| Topic | ITU Cascade Connections | | |
| Question | <p>Can cascade connections be used with the ITU?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The PA2 and PA3 pins of port A are dual function pins for outputs TIOCA0 and TIOCB0 of the ITU's channel 0 and clock inputs TCLKC and TCLKD. This enables direct ITU cascade connections without external wiring. The count timing for the ITU in the host is shown in figure 2.10.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>Figure 2.10 ITU Count Timing</p> | | Related Microcomputer Technical Q&A |
| | | | Title |
| | <p>When there is no wiring from TIOCA0/TCLKC or TIOCB0/TCLKD to off the chip and the load is light, TCLKC and TCLKD sample the compare match output of TIOCA0 and TIOCB0 at the rise of the next ϕ.</p> | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-119 |
| Topic | Setting the ITU's PWM Output | | |
| Question | <p>When the ITU is used in PWM mode, how should the TIOR (timer I/O control register) be set?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | <input type="radio"/> ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The TIOR setting does not affect PWM output. When the PWM mode is set with the PWM bit of the TMDRs (timer mode registers) located in each of the channels of the ITU, GRA/GRB are used as output compare registers for output setting, regardless of the contents of the TIOR.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-120-1 |
| Topic | ITU Output and Port Output | | |
| Question | <p>When the ITU is set to toggle output on a GRB (output capture/input compare dual-function register B) compare match to get the output shown in figure 2.11, what kind of value is output when changing from port output to ITU output?</p> | | |
| | <p>Figure 2.11 ITU Output and Port Output (Q)</p> | | |
| | <p>Set for toggle output upon compare match in the TIOCB (timer I/O control register)</p> <p>Set for port output with output upon compare match in the TIOCB (timer I/O control register) disabled</p> <p>Set for toggle output upon compare match in the TIOCB (timer I/O control register)</p> <p>High output or low output?</p> | | |
| | <p>Classification—H8/300H</p> <ul style="list-style-type: none"> <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="radio"/> ITU <input type="checkbox"/> Watchdog timer <input type="checkbox"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports | | |
| | <p>Related Manuals</p> <p>Manual Title <input type="text"/></p> | | |
| | <p>Other Technical Documentation</p> <p>Document Name <input type="text"/></p> | | |
| | <p>Related Microcomputer Technical Q&A</p> <p>Title <input type="text"/></p> | | |
| References | <input type="text"/> | | |

Technical Questions and Answers

| | | | |
|----------------|----------------------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-120-2 |
| Topic | ITU Output and Port Output | | |
| Answer | | | |

1. When port output is changed to ITU output, the value from before the change is output.
2. When a compare match signal is generated at the point when the port output is to be changed to ITU output, the value changes. (See figure 2.12.)




Figure 2.12 ITU Output and Port Output (A)

| | |
|-------------------|---|
| References | <ol style="list-style-type: none"> 1. When the ITU was started after a reset, the TIOCn output is low until the first compare match occurs. 2. When set to input capture and output is disabled, the output level changes when an input capture occurs. |
|-------------------|---|

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-121-1 |
| Topic | ITU Settings | | |
| Question | <p>Please explain in detail the pulse width, cycle settings and register settings for ITU pulse output as well as the relationship to the internal clock.</p> | | Classification—H8/300H |
| | | | <input type="checkbox"/> Software |
| | | | <input type="checkbox"/> Registers |
| | | | <input type="checkbox"/> Bus controller |
| | | | <input type="checkbox"/> Interrupts |
| | | | <input type="checkbox"/> Resets |
| | | | <input type="checkbox"/> Power-down mode |
| | | | <input type="checkbox"/> Instructions |
| | | | <input type="checkbox"/> Miscellaneous |
| | | | <input type="checkbox"/> DMA controller |
| | | | <input checked="" type="checkbox"/> ITU |
| | | | <input type="checkbox"/> Watchdog timer |
| | | | <input type="checkbox"/> SCI |
| | <input type="checkbox"/> A/D converter | | |
| | <input type="checkbox"/> I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>When outputting pulses in the PWM mode, the duty can be found from the following equation.</p> <p style="margin-left: 40px;">Duty = $n + 1 / N + 1$ where GRA = n (set the counter value corresponding to the Low width – 1), and GRB = N (set the counter value corresponding to the cycle – 1)</p> <p>Example: When the operating frequency is 10 MHz, the internal clock for the count is $\phi/2$ and GRB = 9, so to get a duty of 50% (with an N of 9):</p> <p style="margin-left: 40px;">$(n + 1)/(9 + 1) = 0.5$</p> <p>GRA must be set to 4. The exact timing is shown in figures 2.13 to 2.16.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | | | |

Technical Questions and Answers

| | | | |
|----------------|--------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-121-2 |
| Topic | ITU Settings | | |
| Answer | | | |




Figure 2.13 ITU Settings (1)




Figure 2.14 ITU Settings (2)




Figure 2.15 ITU Settings (3)

Technical Questions and Answers

| | | | |
|----------------|--------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-121-3 |
| Topic | ITU Settings | | |
| Answer | | | |




Figure 2.16 ITU Settings (4)

Technical Questions and Answers

| | | | | |
|-------------------|--|--------------------|--------------------------------------|--|
| Product | Common | Q&A No. | QA300H-122 | |
| Topic | Independent Operation of TCNT4 Using Reset-Synchronized PWM Mode | | | |
| Question | <p>The manual states that "TCNT4 runs independently" when reset-synchronized PWM mode is used. Do this mean it can be used for other purposes?</p> | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | Miscellaneous | |
| | | | DMA controller | |
| | | | <input type="radio"/> ITU | |
| | | | Watchdog timer | |
| | | | SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <p>Reset-synchronized PWM mode uses channel 3 and 4 together, but the only counters and registers it uses are TCNT3, GRA3, GRA4, GRB3 and GRB4. This allows TCNT4 to be used independently. One way to use it might be to run it as an interval timer using counter overflows.</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | Related Microcomputer Technical Q&A | | | |
| | Title | | | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--|
| Product | Common | Q&A No. | QA300H-124 |
| Topic | Using the RDR and TDR When the SCI Is Not Being Used | | |
| Question | <p>When the SCI is not being used:</p> <ol style="list-style-type: none"> 1. Can the RDR (receive data register) be used as a data register? 2. Can the TDR (transmit data register)? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | | | A/D converter |
| I/O ports | | | |
| Answer | <p>Yes and No.</p> <ol style="list-style-type: none"> 1. The RDR cannot be used as a data register because it is a read-only register. 2. The TDR can be used as a data register. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| References | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-125 |
| Topic | I/O Settings of Clock Pins for the SCI | | |
| Question | <p>When the SCI is being used, does the DDR (data direction register) of the port for the SCK (serial clock) pin set the I/O specification for that pin?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The I/O direction for the SCK pin when the SCI is being used is specified by the $\overline{C/A}$ bit (communications mode) of the SMR (serial mode register) and the CKE1 and CKE0 (clock enable) bits of the SCR (serial control register). Setting the DDR of the port is not necessary.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | | |
|-------------------|--|--------------------|--|-----------------|
| Product | Common | Q&A No. | QA300H-126 | |
| Topic | Serial I/O Pin State | | | |
| Question | <p>After using the dual-function pins that can be used as I/O ports (TXD, RXD and SCK) as SCI pins, I reset them as I/O ports with the SCR (serial control register) and SMR (serial mode register). What happens to the values of the DDR (data direction register) pins when this happens?</p> | | Classification—H8/300H | |
| | | | <input type="checkbox"/> | Software |
| | | | <input type="checkbox"/> | Registers |
| | | | <input type="checkbox"/> | Bus controller |
| | | | <input type="checkbox"/> | Interrupts |
| | | | <input type="checkbox"/> | Resets |
| | | | <input type="checkbox"/> | Power-down mode |
| | | | <input type="checkbox"/> | Instructions |
| | | | <input type="checkbox"/> | Miscellaneous |
| | | | <input type="checkbox"/> | DMA controller |
| | | | <input type="checkbox"/> | ITU |
| | | | <input type="checkbox"/> | Watchdog timer |
| | | | <input type="radio"/> | SCI |
| | | | <input type="checkbox"/> | A/D converter |
| | | | <input type="checkbox"/> | I/O ports |
| Answer | <p>SCI operation does not affect the contents of the DDR of the I/O port. This means that in the case described above the DDR holds the value it had before being set as an SCI pin.</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | Related Microcomputer Technical Q&A | |
| | Title | | | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | | |
|-------------------|--|--------------------|--------------------------------------|--|
| Product | Common | Q&A No. | QA300H-127 | |
| Topic | Simultaneous Transmission and Reception with the SCI | | | |
| Question | <p>When the SCI is being used, can transmission using the internal clock occur simultaneous with reception on the external clock (or vice versa)?</p> | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | Miscellaneous | |
| | | | DMA controller | |
| | | | ITU | |
| | | | Watchdog timer | |
| | | | <input type="radio"/> SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <p>Only 1 clock source can be selected as the SCI transfer clock. This prevents simultaneous transmission and reception using 2 types of clocks. Simultaneous transmission/reception using the same clock is possible.</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | Related Microcomputer Technical Q&A | | | |
| | Title | | | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--------------------------------------|
| Product | Common | Q&A No. | QA300H-128 |
| Topic | RDRF | | |
| Question | <p>What happens if, when clearing the RDRF (receive data register full) flag of the SSR (serial status register) to 0 during SCI reception, it is cleared to 0 directly without first reading a 1?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>It will not be cleared. When the BCLR instruction is used, the SSR is first read in byte units, then the bit that corresponds to the RDRF flag is cleared to 0 and a write occurs, again in byte units. While the RDRF flag is set to 1 (RXI interrupt processing routine), the BCLR instruction thus cannot clear the RDRF flag.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--|--------------------------------------|
| Product | Common | Q&A No. | QA300H-129-1 |
| Topic | Setting for Asynchronous Transmission | | |
| Question | <p>Asynchronous transmission uses the SCI. How do I set it to do a transfer by software (i.e., using the data empty interrupt (TXI) but not the DMAC)?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>When the TDRE = 1, the data empty interrupt is always generated and the TIE is set to 1. There are thus 2 methods.</p> <ol style="list-style-type: none"> 1. Setting the first byte with an interrupt processing routine: Rn ← 0 (transfer counter) TE = 1 (transfer enable) TIE = 1 (empty interrupt enable) 2. Setting the first byte with the initialization: Rn ← 1 (transfer counter) TE = 1 (transfer enable) First byte set to TDR TDRE cleared (transfer starts, TDRE = 1 after TDR → TSR) TIE = 1 (empty interrupt enable) <p>In either case, the TXI interrupt processing routine is as shown in the figure 2.17.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | Related Microcomputer Technical Q&A | |
| | | Title | |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|----------------|---------------------------------------|--------------------|--------------|
| Product | Common | Q&A No. | QA300H-129-2 |
| Topic | Setting for Asynchronous Transmission | | |
| Answer | | | |






Figure 2.17 TXI Interrupt Processing Routine

Technical Questions and Answers

| | | | |
|-------------------|---|--------------------|---|
| Product | Common | Q&A No. | QA300H-130-1 |
| Topic | How Data Is Transferred to the TDR | | |
| Question | <p>Are there ways, when transferring transfer data located in 16-bit bus space to the SCI's transmit data register (TDR, length 8 bits) as shown in figure 2.18, to:</p> <ol style="list-style-type: none"> 1. Transfer using software? 2. Use the DMAC?  <p style="text-align: center;">Figure 2.18 Transferring Data to the TDR</p> | | <p>Classification—H8/300H</p> <ul style="list-style-type: none"> <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="radio"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports |
| Answer | <ol style="list-style-type: none"> 1. 16-bit bus spaces can be accessed in byte units. Read transfer data on the DRAM <i>1 byte at a time</i> and transfer it to the SCI's TDR. To transfer data stored in the transfer buffer, do as shown in figure 2.19.  <p>Note: Start address of transfer buffer 10000 stored in ER0.</p> <p style="text-align: center;">Figure 2.19 Transfer Buffer</p> | | <p>Related Manuals</p> <p>Manual Title</p> <hr/> <p>Other Technical Documentation</p> <p>Document Name</p> <hr/> <p>Related Microcomputer Technical Q&A</p> <p>Title</p> |
| References | | | |

Technical Questions and Answers

| | | | |
|----------------|------------------------|--------------------|---------------|
| Product | Common | Q&A No. | QA300H-131A-2 |
| Topic | Timing of Setting RDRF | | |
| Answer | | | |

2. The RDRF flag is set after the MSB data is received and synchronization clock rises. (See figure 2.22.)




Figure 2.22 8-Bit Data

Technical Questions and Answers

| | | | |
|----------------|------------------------|--------------------|---------------|
| Product | Common | Q&A No. | QA300H-132A-2 |
| Topic | Timing of Setting TDRE | | |
| Answer | | | |

The start of transmission according to the setting of the TE (transmit enable) bit also follows this timing. (See figure 2.24.)




Figure 2.24 No transmit data in TSR (Asynchronous mode)

2. Clock-synchronous mode (See figures 2.25 and 2.26.)




Figure 2.25 Transmit data in TSR (Clock-synchronous mode)




Figure 2.26 No transmit data in TSR (Clock-synchronous mode)

Technical Questions and Answers

| | | | | |
|-------------------|--|--------------------|--------------------------------------|--|
| Product | Common | Q&A No. | QA300H-133 | |
| Topic | SCI Reception Errors | | | |
| Question | <p>By returning to the main routine during a receive error interrupt routine without clearing the reception error flags of the SSR (serial status register), is a receive error interrupt generated again?</p> | | Classification—H8/300H | |
| | | | Software | |
| | | | Registers | |
| | | | Bus controller | |
| | | | Interrupts | |
| | | | Resets | |
| | | | Power-down mode | |
| | | | Instructions | |
| | | | Miscellaneous | |
| | | | DMA controller | |
| | | | ITU | |
| | | | Watchdog timer | |
| | | | <input type="radio"/> SCI | |
| | | | A/D converter | |
| | I/O ports | | | |
| | | | | |
| | | | | |
| | | | | |
| Answer | <p>The receive error flag is not automatically cleared. After returning to the main routine (after executing the RTE instruction), a receive error interrupt will be generated again.</p> | | Related Manuals | |
| | | | Manual Title | |
| | | | | |
| | | | Other Technical Documentation | |
| | | | Document Name | |
| | | | | |
| | Related Microcomputer Technical Q&A | | | |
| | Title | | | |
| | | | | |
| References | | | | |

Technical Questions and Answers

| | | | | | |
|----------------------|---|--|------------|----------------------|--|
| Product | Common | Q&A No. | QA300H-134 | | |
| Topic | Operating the SCI in External Clock Mode | | | | |
| Question | <p>When the SCI is operated in clock-synchronous external clock mode:</p> <ol style="list-style-type: none"> 1. Does the SCI start the next transmit operation if, after the completion of 1 byte of data transmission, the external clock is applied to the SCK pin before the H8/300H CPU writes to the TDR (transmit data register)? 2. What happens after reception? | Classification—H8/300H | | | |
| | | <input type="checkbox"/> Software <input type="checkbox"/> Registers <input type="checkbox"/> Bus controller <input type="checkbox"/> Interrupts <input type="checkbox"/> Resets <input type="checkbox"/> Power-down mode <input type="checkbox"/> Instructions <input type="checkbox"/> Miscellaneous <input type="checkbox"/> DMA controller <input type="checkbox"/> ITU <input type="checkbox"/> Watchdog timer <input type="radio"/> SCI <input type="checkbox"/> A/D converter <input type="checkbox"/> I/O ports <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> | | | |
| Answer | <p>The results are as follows:</p> <ol style="list-style-type: none"> 1. Transmission does not start. The next transmission will not start until the TDRE (transmit data register empty) of the SSR (serial status register) is cleared to 0. 2. Reception starts, however, an overrun error will occur unless the RDRF (receive data register full) of the SSR is cleared before the next data is completely received. | Related Manuals | | | |
| | | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">Manual Title</td> </tr> <tr> <td style="height: 40px;"> </td> </tr> </table> | | Manual Title | |
| Manual Title | | | | | |
| | | | | | |
| | | Other Technical Documentation | | | |
| | | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">Document Name</td> </tr> <tr> <td style="height: 40px;"> </td> </tr> </table> | | Document Name | |
| Document Name | | | | | |
| | | | | | |
| | | Related Microcomputer Technical Q&A | | | |
| | | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">Title</td> </tr> <tr> <td style="height: 40px;"> </td> </tr> </table> | | Title | |
| Title | | | | | |
| | | | | | |
| References | | | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-135 |
| Topic | System Clocks and SCK Phases | | |
| Question | <p>Is the SCK (serial transfer clock) output synchronous to system clock (ϕ) rise or fall?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | <input type="radio"/> SCI |
| | | | A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| Answer | <p>The SCK signal is output synchronous to system clock (ϕ) fall.</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | | | |
| | | | |
| | | | Related Microcomputer Technical Q&A |
| | | | Title |
| | | | |
| References | | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|-------------------------------------|
| Product | Common | Q&A No. | QA300H-136 |
| Topic | Changing the A/D Mode and Channel During A/D Conversion | | |
| Question | <ol style="list-style-type: none"> How do I switch the A/D conversion mode during A/D conversion? How do I change the selected channel during A/D conversion? | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | <input type="radio"/> A/D converter |
| | I/O ports | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Answer | <ol style="list-style-type: none"> Switching the A/D conversion mode during A/D conversion will decrease conversion accuracy. We advise against it. Changing the selected channel during A/D conversion causes the same problem as switching the conversion mode. Again, we advise against it. | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | |
| | | | |
| | | | |
| | Other Technical Documentation | | |
| | Document Name | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | Related Microcomputer Technical Q&A | | |
| | Title | | |
| | | | |
| | | | |
| References | <p>Before switching the A/D conversion mode or changing the selected channel, check the ADF (A/D end flag) in the ADCSR (A/D control/status register).</p> | | |

Technical Questions and Answers

| | | | |
|-------------------|--|--------------------|--|
| Product | Common | Q&A No. | QA300H-137 |
| Topic | Using General-Purpose Ports | | |
| Question | <p>Can instructions that manipulate bits be used on I/O ports when a bit of the port is designated an output port?</p> | | Classification—H8/300H |
| | | | Software |
| | | | Registers |
| | | | Bus controller |
| | | | Interrupts |
| | | | Resets |
| | | | Power-down mode |
| | | | Instructions |
| | | | Miscellaneous |
| | | | DMA controller |
| | | | ITU |
| | | | Watchdog timer |
| | | | SCI |
| | | | A/D converter |
| | | | <input type="radio"/> I/O ports |
| Answer | <p>Yes. When a port set as an output port is read by the CPU, the contents of the port data register (DR) are read, regardless of the pin state. When an input port is read, the pin state is read. This means there are no problems in using instructions that manipulate bits. When there are pins in the port that have been designated input ports, however, the DR values of the input ports will become undefined (pin state). (See figure 2.27.)</p> | | Related Manuals |
| | | | Manual Title |
| | | | |
| | | | Other Technical Documentation |
| | | | Document Name |
| | <p>The diagram shows the following bit patterns:</p> <ul style="list-style-type: none"> DDR contents: 1 1 1 1 0 0 0 0 Pin status: 1 1 0 0 1 1 0 0 DR contents: 1 0 1 0 1 0 1 0 Read DR: 1 0 1 0 1 1 0 0 Read DR values: 1 0 1 0 Read pin values: 1 1 0 0 DR contents after instruction BCLR #7, @DR is executed: 0 0 1 0 1 1 0 0 <p>Annotations:</p> <ul style="list-style-type: none"> Bit 7 set to 1 by CPU (points to the 7th bit of Read DR) Changes with pin status (points to the last two bits of Read pin values) | | Related Microcomputer Technical Q&A |
| | | | Title |
| References | <p>The BSET, BCLR, BNOT, BST and BIST instructions manipulate bits.</p> | | |

