



CMOS Dual 8-Bit Buffered Multiplying DAC

ANALOG DEVICES INC

LSE D

AD7528

1.1 Scope.

This specification covers the detail requirements for a monolithic dual 8-bit CMOS multiplying digital-to-analog converter with on-chip latches for each DAC to allow easy microprocessor interface.

1.2 Part Number.

The complete part number per Tables 1 and 2 of this specification is as follows:

Device	Part Number ¹
-1	AD7528S(X)/883B
-2	AD7528T(X)/883B
-3	AD7528U(X)/883B

NOTE

¹See paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-20	20-Pin Cerdip
E	E-20A	20-Contact LCC

1.3 Absolute Maximum Ratings. (T_A = 25°C unless otherwise noted)

V _{DD} to AGND	0V, +17V
V _{DD} to DGND	0V, +17V
AGND to DGND	-0.3V, V _{DD} + 0.3V
DGND to AGND	V _{DD}
Digital Input Voltage to DGND	-0.3V to +15V
V _{PIN2} , V _{PIN20} to AGND	-0.3V to +15V
V _{REFA} , V _{REFB} to AGND	±25V
V _{REFB} , V _{REFB} to DGND	±25V
Power Dissipation	
Up to +75°C	450mW
Derates above +75°C	6mW/°C
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10sec)	+300°C

1.5 Thermal Characteristics.

Thermal Resistance θ_{JC} = 35°C/W for Q-20 and E-20A
 θ_{JA} = 120°C/W for Q-20 and E-20A

AD7528—SPECIFICATIONS

0816800 0040744 208 ANA

Table 1.

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹ $V_{DD} = +15V$	Units
Resolution	RES	-1, 2, 3	8					Bits
Relative Accuracy	RA	-1	1	1	1			$\pm$ LSB max
		-2	1/2	1	1/2	1/2		
		-3	1/2	1	1/2	1/2		
Differential Nonlinearity	DNL	-1, 2, 3	1	1	1		All Grades Guaranteed Monotonic to 8 Bits Over Operating Temperature Range	$\pm$ LSB max
Gain Error ²	A_E	-1	5	4	5			$\pm$ LSB max
		-2	3	4	3	2		
		-3	1	4	1	1		
Gain Tempco	dA_E/dT	-1, 2, 3	35					$\pm$ ppm/ $^{\circ}C$ max
Power Supply Rejection	PSRR	-1, 2, 3	0.02	0.01	0.02		$\Delta V_{DD} = \pm 5\%$	$\pm$ %/ % max
Output Leakage Current Pin 2	I_{OL}	-1, 2, 3	200	50	200		DAC Latches Loaded with 0000 0000.	$\pm$ nA max
Pin 20	I_{OL}	-1, 2, 3	200	50	200		DAC Latches Loaded with 0000 0000.	$\pm$ nA max
Output Current Settling Time	t_{SL}	-1, 2, 3	350				To $\pm 1/2$ LSB; $R_{OUTA}/R_{OUTB} = 100\Omega$; $C_{OUTA}/C_{OUTB} = 13pF$; $\overline{WR} = CS = 0V$; DB0-DB7 = 0V to V_{DD} or V_{DD} to 0V.	ns max
Feedthrough Error ³ V_{REFA} to $OUTA$ V_{REFB} to $OUTB$	FTE	-1, 2, 3	55				$V_{REFA}/V_{REFB} = \pm 10V$, 100kHz Sinewave; DAC Latches Loaded with 0000 0000.	- dB max
	FTE	-1, 2, 3	55					
Channel-to-Channel Isolation V_{REFA} to $OUTB$ V_{REFB} to $OUTA$	V_{CT}	-1, 2, 3	60				$V_{REFA} = \pm 10V$, 100kHz Sinewave; $V_{REFB} = 0V$.	- dB max
		-1, 2, 3	60				$V_{REFB} = \pm 10V$, 100kHz Sinewave; $V_{REFA} = 0V$.	- dB max
Reference Input Resistance V_{REFA} , V_{REFB}	R_I	-1, 2, 3	8					k Ω min
			15					k Ω max
Reference Input Resistance Match	RM_{IN}	-1, 2, 3	1	1	1			$\pm$ % max
Digital Input High Voltage	V_{IH}	-1, 2, 3	13.5	13.5	13.5			V min
Digital Input Low Voltage	V_{IL}	-1, 2, 3	1.5	1.5	1.5			V max
Digital Input Leakage Current	I_{IN}	-1, 2, 3	10	1	10		$V_{IN} = 0V$ or V_{DD}	$\pm$ μ A max
Digital Input Capacitance DB0-DB7 $\overline{WR}$, CS, DACA/DACB	C_I	-1, 2, 3	10					pF max
			15					
Output Capacitance Pin 2 Pin 20 Pin 2 Pin 20	C_O	-1, 2, 3	50				DAC Latches Loaded with 0000 0000.	pF max
	C_O	-1, 2, 3	50					
	C_O	-1, 2, 3	120				DAC Latches Loaded with 1111 1111.	pF max
	C_O	-1, 2, 3	120					
Supply Current from V_{DD}	I_{DD}	-1, 2, 3	2				All Digital Inputs = V_{IL} or V_{IH}	mA max
	I_{DD}	-1, 2, 3	500	100	500		All Digital Inputs = 0V or V_{DD}	μ A max
Chip Select to Write Setup Time ⁴	t_{CS}	-1, 2, 3	180					ns min
Chip Select to Write Hold Time ⁴	t_{CH}	-1, 2, 3	10					ns min
DAC Select to Write Setup Time ⁴	t_{AS}	-1, 2, 3	180					ns min
DAC Select to Write Hold Time ⁴	t_{AH}	-1, 2, 3	10					ns min
Data Valid to Write Setup Time ⁴	t_{DS}	-1, 2, 3	180					ns min
Data Valid to Write Hold Time ⁴	t_{DH}	-1, 2, 3	10					ns min
Write Pulse Width ⁴	t_{WR}	-1, 2, 3	180					ns min

NOTES

¹ $V_{OUTA} = V_{OUTB} = 0V$; $V_{REF} = +10V$ unless otherwise stated.

²Measured using internal R_{FB} and includes effect of leakage current and gain TC.

³Feedthrough error can be reduced by connecting the lid on the package to ground.

⁴Timing per Figure 1.

ANALOG DEVICES INC




Table 2.

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹ $V_{DD} = +5V$	Units
Resolution	RES	-1, 2, 3	8					Bits
Relative Accuracy	RA	-1	1	1	1			± LSB max
		-2	1/2	1	1/2	1/2		
		-3	1/2	1	1/2	1/2		
Differential Nonlinearity	DNL	-1, 2, 3	1	1	1		All Grades Guaranteed Monotonic to 8 Bits Over Operating Temperature Range	± LSB max
Gain Error ²	A_E	-1	6	4	6			± LSB max
		-2	4	4	4	2		
		-3	3	4	3	1		
Gain Tempco	dA_E/dT	-1, 2, 3	70					± ppm/°C max
Power Supply Rejection	PSRR	-1, 2, 3	0.04	0.02	0.04		$\Delta V_{DD} = \pm 5\%$	± %/% max
Output Leakage Current Pin 2	I_{OL}	-1, 2, 3	400	50	400		DAC Latches Loaded with 0000 0000.	± nA max
Pin 20	I_{OL}	-1, 2, 3	400	50	400		DAC Latches Loaded with 0000 0000.	± nA max
Output Current Settling Time	t_{SL}	-1, 2, 3	600				To ± 1/2LSB; $R_{OUTA}/R_{OUTB} = 100\Omega$, $C_{OUTA}/C_{OUTB} = 13pF$; $\overline{WR} = CS = 0V$; DB0-DB7 = 0V to V_{DD} or V_{DD} to 0V.	ns max
Feedthrough Error ³ V_{REFA} to OUTA V_{REFB} to OUTB	FTE	-1, 2, 3	55				$V_{REFA}/V_{REFB} = \pm 10V$, 100kHz Sinewave; DAC Latches Loaded with 0000 0000.	-dB max
	FTE	-1, 2, 3	55					
Channel-to-Channel Isolation V_{REFA} to OUTB V_{REFB} to OUTA	V_{CT}	-1, 2, 3	60				$V_{REFA} = \pm 10V$, 100kHz Sinewave; $V_{REFB} = 0V$.	-dB max
		-1, 2, 3	60				$V_{REFB} = \pm 10V$, 100kHz Sinewave; $V_{REFA} = 0V$.	-dB max
Reference Input Resistance V_{REFA} , V_{REFB}	R_I	-1, 2, 3	8	8	8			k Ω min
			15	15	15			k Ω max
Reference Input Resistance Match	RM_{IN}	-1, 2, 3	1					± % max
Digital Input High Voltage	V_{IH}	-1, 2, 3	2.4	2.4	2.4			V min
Digital Input Low Voltage	V_{IL}	-1, 2, 3	0.8	0.8	0.8			V max
Digital Input Leakage Current	I_{IN}	-1, 2, 3	10				$V_{IN} = 0V$ or V_{DD}	± μA max
Digital Input Capacitance DB0-DB7 $\overline{WR}$, CS, DAC $\overline{A}$ /DAC $\overline{B}$	C_I	-1, 2, 3	10					pF max
		-1, 2, 3	15					
Output Capacitance Pin 2 Pin 20	C_O	-1, 2, 3	50				DAC Latches Loaded with 0000 0000.	pF max
	C_O	-1, 2, 3	50					
Pin 2 Pin 20	C_O	-1, 2, 3	120				DAC Latches Loaded with 1111 1111.	pF max
	C_O	-1, 2, 3	120					
Supply Current from V_{DD}	I_{DD}	-1, 2, 3	2	2	2		All Digital Inputs = V_{IL} or V_{IH}	mA max
	I_{DD}	-1, 2, 3	500				All Digital Inputs = 0V or V_{DD}	μA max
Chip Select to Write Setup Time ⁴	t_{CS}	-1, 2, 3	250					ns min
Chip Select to Write Hold Time ⁴	t_{CH}	-1, 2, 3	20					ns min
DAC Select to Write Setup Time ⁴	t_{AS}	-1, 2, 3	250					ns min
DAC Select to Write Hold Time ⁴	t_{AH}	-1, 2, 3	20					ns min
Data Valid to Write Setup Time ⁴	t_{DS}	-1, 2, 3	220					ns min
Data Valid to Write Hold Time ⁴	t_{DH}	-1, 2, 3	10					ns min
Write Pulse Width ⁴	t_{WR}	-1, 2, 3	220					ns min

NOTES

¹ $V_{OUTA} = V_{OUTB} = 0V$; $V_{REF} = +10V$ unless otherwise stated.²Measured using internal R_{FB} and includes effect of leakage current and gain TC.³Feedthrough error can be reduced by connecting the lid on the package to ground.⁴Timing per Figure 1.

3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (80).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).





Figure 1. Write Cycle Timing Diagram

Table 3. Mode Selection Table

DACA/ DACB	CS	WR	DACA	DACB
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low State H = High State X = Don't Care