



32K x 8 Bit Fast Static Random Access Memory:

**ELECTRICALLY TESTED PER:
5962-88662**

The 6206 is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using Motorola's third-generation high-performance silicon-gate CMOS (HCMOS IV) technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

Chip enable (\bar{E}) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after \bar{E} goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as \bar{E} remains high. This feature provides significant system-level power savings.

The 6206 is packaged in a 600 mil, 28 pin ceramic dual-in-line package, and a 740 x 520 mil, 28 pin Flat Pack.

- Single 5.0 V \pm 10% Power Supply
- Fully Static — No Clock or Timing Strokes Necessary
- Fast Access Time — 35 ns Max.
- Low Power Dissipation
- Two Chip Controls:

\bar{E} for Automatic Power Down
 \bar{G} for Fast Access to Data

- Three State Outputs
- Fully TTL Compatible

6206

**Commercial Plus
and
Mil/Aero Applications**

AVAILABLE AS

- 1) JAN: N/A
- 2) SMD: 5962-88662
- 3) 883: 6206 - XX/BXAJC
- X = CASE OUTLINE AS FOLLOWS:**
- PACKAGE: DIL: X
- FP: Y

**XX = Speed in ns
(35, 45, 55, 70, 100)**

BURN-IN CONDITIONS:

$V_{CC} = 5.0 \text{ V (min)}/ 6.0 \text{ V (max)}$, $R_1 = 39.2 \text{ k}\Omega \pm 20\%$, $C_1 = 0.1 \mu\text{F} \pm 20\%$,
 $V_H = 3.0 \text{ V (min)}/ 5.0 \text{ V (max)}$, $V_L = -0.5 \text{ V (min)}/ 0.0 \text{ V (max)}$,

CP1: 100 KHz	CP6: 3.125 KHz	CP11: 97.66 Hz	CP16: 3.052 Hz
CP2: 50 KHz	CP7: 1.563 KHz	CP12: 48.83 Hz	CP17: 1.526 Hz
CP3: 25 KHz	CP8: 0.781 KHz	CP13: 24.41 Hz	CP18: 0.763 Hz
CP4: 12.5 KHz	CP9: 0.391 KHz	CP14: 12.21 Hz	CP19: 0.382 Hz
CP5: 6.25 KHz	CP10: 0.195 KHz	CP15: 6.104 Hz	CP20: 0.191 Hz


PIN NAME and FUNCTIONS

$A_0 - A_{14}$	Address Inputs
\bar{W}	Write Enable
\bar{E}	Chip Enable
\bar{G}	Output Enable
$DQ_0 - DQ_7$	Data Input/Output
V_{CC}	+ 5.0 V Power Supply
V_{SS}	Ground
N.C.	No Connection

PIN ASSIGNMENTS

Function	DIL Case 719-01	FP Case 876-01	Burn-In (Condition-D)
A ₁₄	1	1	CP17
A ₁₂	2	2	CP4
A ₇	3	3	CP5
A ₆	4	4	CP6
A ₅	5	5	CP7
A ₄	6	6	CP8
A ₃	7	7	CP9
A ₂	8	8	CP10
A ₁	9	9	CP11
A ₀	10	10	CP12
DQ ₂	11	11	CP18 to R ₁
DQ ₁	12	12	CP18 to R ₁
DQ ₀	13	13	CP18 to R ₁
V _{SS}	14	14	GND
DQ ₃	15	15	CP18 to R ₁
DQ ₄	16	16	CP18 to R ₁
DQ ₅	17	17	CP18 to R ₁
DQ ₆	18	18	CP18 to R ₁
DQ ₇	19	19	CP18 to R ₁
\bar{E}	20	20	CP2
A ₁₀	21	21	CP13
\bar{G}	22	22	CP1
A ₁₁	23	23	CP14
A ₉	24	24	CP15
A ₈	25	25	CP16
A ₁₃	26	26	CP3
\bar{W}	27	27	CP1
V _{CC}	28	28	V _{CC} , C ₁ to GND

BLOCK DIAGRAM



TRUTH TABLE					
E	G	W	Mode	Supply	I/O Pin
H	X	X	Not Selected	ISB	High Z
L	H	H	Output Disabled	I _{CC}	High Z
L	L	H	Read	I _{CC}	D _{OUT}
L	X	L	Write	I _{CC}	D _{IN}

X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit.

MOTOROLA SC MEMORY/ASI 65E D

ABSOLUTE MAXIMUM RATINGS: (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	-0.5 to +7.0	V
Voltage Relative to V _S for Any Pin Except V _{CC}	V _{IN} , V _{OUT}	-0.5 to V _{CC} +5.0	V
Output Current (per I/O)	I _{OUT}	±20	mA
Power Dissipation (T _A = 25°C)	P _D	1.0	W
Temperature Under Bias	T _{bias}	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Temperature Range	T _A	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS
 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^\circ\text{C} \text{ to } +125^\circ\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS					
Parameters	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.3^{**}$	V
Input Low Voltage	V_{IL}	-0.5*	—	0.8	V

* $V_{IL}(\text{min}) = -0.5 \text{ Vdc}$; $V_{IL}(\text{min}) = -2.0 \text{ Vac}$ (pulse width $\leq 20 \text{ ns}$)

** $V_{IH}(\text{max}) = V_{CC} + 0.3 \text{ Vdc}$; $V_{IH}(\text{max}) = V_{CC} + 2.0 \text{ Vdc}$ (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS					
Parameters	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	$I_{lkg(I)}$	—	± 10.0	μA	
Output Leakage Current ($\bar{E} = V_{IH}$, or $\bar{G} = V_{IH}$, $V_{OUT} = 0$ to 5.5 V)	$I_{lkg(O)}$	—	± 10.0	μA	
Power Supply Current ($\bar{E} = V_{IL}$, $V_{IN} = V_{IH}$, or V_{IL} , $I_{OUT} = 0$), $F = 1/t_{AVAV}$, 35, 45, 55 μs 70, 100 μs	I_{CC}	—	150	mA	
	I_{CC}	—	105	mA	
Standby Current ($\bar{E} = V_{IH}$) (TTL Levels)	I_{SB1}	—	20	mA	
Standby Current ($\bar{E} \geq V_{CC} - 2.0 \text{ V}$) (CMOS Levels)	I_{SB2}	—	20	mA	
Output Low Voltage ($I_{OL} = 8.0 \text{ mA}$)	V_{OL}	—	0.4	V	
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)	V_{OH}	2.4	—	V	

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, Periodically Sampled Rather Than 100% Tested)

Characteristics	Symbol	Typ	Max	Unit
Input Capacitance	C_{in}	6.0	11	pF
I/O Capacitance	$C_{I/O}$	8.0	11	pF

**AC TEST LOADS
OR EQUIVALENT**




Figure 1A.




Figure 1B.

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA SC MEMORY/ASI 65E D

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = -55°C to +125°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse levels	0 to 3.0 V
Input Rise/Falls Time	5.0 ns
Output Timing Measurement Reference Level	1.5 V
Output Load	See Figure 1

MOTOROLA SC MEMORY/ASI 65E D

READ CYCLE 1 & 2 (See Note 1)										
Parameters	Symbol	Alternate Symbol	6206-35		6206-45		6206-55		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Read Cycle Time	t _{AVAV}	t _{RC}	35	—	45	—	55	—	ns	—
Address Access Time	t _{AVQV}	t _{AA}	—	35	—	45	—	55	ns	—
\bar{E} Access Time	t _{ELQV}	t _{AC}	—	35	—	45	—	55	ns	—
\bar{G} Access Time	t _{GLQV}	t _{OE}	—	35	—	35	—	35	ns	—
Output Hold from Address Change	t _{AXQX}	t _{OH}	3	—	3	—	3	—	ns	2
Chip Enable to Output Low-Z	t _{ELQX}	t _{CLZ}	3	—	3	—	3	—	ns	2, 3
Output Enable to Output Low-Z	t _{GLQX}	t _{OLZ}	2	—	0	—	0	—	ns	2, 3
Chip Enable to Output High-Z	t _{EHQZ}	t _{CHZ}	0	35	0	35	0	35	ns	2, 3
Output Enable to Output High-Z	t _{GHQZ}	t _{OHZ}	0	35	0	35	0	35	ns	2, 3

READ CYCLE 1 & 2 (See Note 1)										
Parameters	Symbol	Alternate Symbol	6206-70		6206-100		Unit	Notes		
			Min	Max	Min	Max				
Read Cycle Time	t _{AVAV}	t _{RC}	70	—	100	—	ns	—		
Address Access Time	t _{AVQV}	t _{AA}	—	70	—	100	ns	—		
\bar{E} Access Time	t _{ELQV}	t _{AC}	—	70	—	100	ns	—		
\bar{G} Access Time	t _{GLQV}	t _{OE}	—	35	—	60	ns	—		
Output Hold from Address Change	t _{AXQX}	t _{OH}	3	—	3	—	ns	2		
Chip Enable to Output Low-Z	t _{ELQX}	t _{CLZ}	3	—	3	—	ns	2, 3		
Output Enable to Output Low-Z	t _{GLQX}	t _{OLZ}	0	—	0	—	ns	2, 3		
Chip Enable to Output High-Z	t _{EHQZ}	t _{CHZ}	0	35	0	35	ns	2, 3		
Output Enable to Output High-Z	t _{GHQZ}	t _{OHZ}	0	35	0	35	ns	2, 3		

NOTES:

1. \bar{W} is high at all times for read cycles.
2. All high-Z and low-Z parameters are considered in a high or low state when the output has made a 500 mV transition from the previous steady state voltage.
3. These parameters are periodically sampled and not 100% tested.


MOTOROLA SC MEMORY/ASI 65E D

WRITE CYCLE 1 & 2 (See Note 1)										
Parameters			6206-35		6206-45		6206-55		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Write Cycle Time	t _{AVAV}	t _{WC}	35	—	45	—	55	—	ns	—
Address Setup to Write Low Address Setup to Enable Low	t _{AVWL} t _{AVEL}	t _{AS}	0	—	0	—	0	—	ns	2
Address Valid to Write High Address Valid to Enable High	t _{AVWH} t _{AVEH}	t _{AW}	30	—	40	—	50	—	ns	—
Data Valid to Write High Data Valid to Enable High	t _{DVWH} t _{DVEH}	t _{DW}	35	—	35	—	35	—	ns	—
Data Hold from Write High Data Hold from Enable High	t _{WHDX} t _{EHDX}	t _{DH}	3	—	3	—	3	—	ns	—
Write Recovery Time Enable Recovery Time	t _{WHAX} t _{EHAX}	t _{WR}	7	—	7	—	7	—	ns	2
Chip Enable to End of Write Enable Low to Enable High	t _{ELWH} t _{ELEH}	t _{CW}	30	—	40	—	50	—	ns	1
Write Pulse Width	t _{WLWH}	t _{WP}	30	—	35	—	40	—	ns	3
Write Low to Output High-Z	t _{WLQZ}	t _{WHZ}	—	35	—	35	—	35	ns	4, 5
Write High to Output Low-Z	t _{WHQX}	t _{WLZ}	3	—	3	—	3	—	ns	4, 5

NOTES:


1. A write cycle starts at the latest transition of a low \bar{E} or low \bar{W} . A write cycle ends at the earliest transition of a high \bar{E} or high \bar{W} .
2. \bar{W} must be high during all address transitions.
3. If \bar{G} is enabled, allow, an additional 15 ns t_{WLWH} to avoid bus contention.
4. All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 500 mV transition from the previous steady state voltage.
5. These parameters are periodically sampled and not 100% tested.

WRITE CYCLE 1 & 2 (See Note 1)										
Parameters			6206-70		6206-100		Unit	Notes		
			Min	Max	Min	Max				
Write Cycle Time	t _{AVAV}	t _{WC}	70	—	100	—	ns	—		
Address Setup to Write Low Address Setup to Enable Low	t _{AVWL} t _{AVEL}	t _{AS}	0	—	0	—	ns	2		
Address Valid to Write High Address Valid to Enable High	t _{AVWH} t _{AVEH}	t _{AW}	60	—	85	—	ns	—		
Data Valid to Write High Data Valid to Enable High	t _{DVWH} t _{DVEH}	t _{DW}	35	—	35	—	ns	—		
Data Hold from Write High Data Hold from Enable High	t _{WHDX} t _{EHDX}	t _{DH}	3	—	3	—	ns	—		
Write Recovery Time Enable Recovery Time	t _{WHAX} t _{EHAX}	t _{WR}	7	—	7	—	ns	2		
Chip Enable to End of Write Enable Low to Enable High	t _{ELWH} t _{ELEH}	t _{CW}	60	—	90	—	ns	1		
Write Pulse Width	t _{WLWH}	t _{WP}	45	—	55	—	ns	3		
Write Low to Output High-Z	t _{WLQZ}	t _{WHZ}	—	35	—	50	ns	4, 5		
Write High to Output Low-Z	t _{WHQX}	t _{WLZ}	3	—	3	—	ns	4, 5		


READ CYCLE 1 ($\bar{E} = V_{IL}, \bar{G} = V_{IL}$)

MOTOROLA SC (MEMORY/ASI 65E D)

READ CYCLE 2



WRITE CYCLE 1 (\bar{W} Controlled)
MOTOROLA SC (MEMORY/ASI 65E D)



WRITE CYCLE 2 (\bar{E} Controlled)

