




128Kx8 SRAM

PRELIMINARY*

EVOLUTIONARY PINOUT TOP VIEW



PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS1, CS2	Chip Selects
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

PLASTIC PLUS™ FEATURES

- Access Times: 17, 20nS Industrial Temp Range
20nS Military Temp Range
- Standard Commercial Off-The-Shelf (COTS) Memory Devices for Extended Temperature Range
- JEDEC Standard 32 lead Plastic 0.400" SOJ Package
- Electrical and Speed Characteristics for:
 - Military Temperature (-55°C to +125°C)
 - Industrial Temperature (-40°C to +85°C)
- Burn-in and Temperature Cycling Available
- Organized as 128K x 8
- Pinout:
 - Evolutionary, Corner Power/Ground Pin
- 5 Volt Power Supply
- Low Power CMOS
- 2V Data Retention for Battery Backup Operation
- Low Data Retention Current at Vcc = 3V Industrial Temperature Range: L-version
- Dual Chip Select
- Reliability Test Data Available:
 - High Temperature Operating Life
 - High Temperature Storage
 - Pressure Cooker Test
 - Wet High Temperature Operating Life
 - Thermal Shock
 - Temperature Cycling

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

PLASTIC PLUS SRAM

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _I	-0.5	V _{CC} + 0.5	V
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	X	Standby	High Z	Standby
X	L	X	X	Standby	High Z	Standby
L	H	L	H	Read	Data Out	Active
L	H	H	H	Out Disable	High Z	Active
L	H	X	L	Write	High Z	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.5	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C

CAPACITANCE(T_A = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C _{IN}	V _{IN} = 0V, f = 1.0MHz	6	pF
Output capacitance	C _{OUT}	V _{OUT} = 0V, f = 1.0MHz	8	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Units
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	$\overline{CS1} = V_{IH}$, $\overline{OE} = V_{IH}$, V _{OUT} = GND to V _{CC}		10	μA
Operating Supply Current	I _{CC}	$\overline{CS1} = V_{IL}$, $\overline{OE} = V_{IH}$, f = 5MHz, V _{CC} = 5.5		110	mA
Standby Current	I _{SB}	$\overline{CS1} = V_{IH}$, $\overline{OE} = V_{IH}$, f = 5MHz, V _{CC} = 5.5		5	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4mA, V _{CC} = 4.5	2.4		V

NOTE: DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V**DATA RETENTION CHARACTERISTICS**(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Units
Data Retention Supply Voltage	V _{DR}	$\overline{CS1}$ Controlled: $\overline{CS1} \geq V_{CC} - 0.2V$, CS ₂ ≥ V _{CC} - 0.2V CS ₂ Controlled: CS ₂ ≤ 0.2V	2.0	5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		1.0	mA

DATA RETENTION CHARACTERISTICS FOR L-VERSION(T_A = -40°C to +85°C)

Parameter	Symbol	Conditions	Min	Max	Units
Data Retention Supply Voltage	V _{DR}	$\overline{CS1}$ Controlled: $\overline{CS1} \geq V_{CC} - 0.2V$, CS ₂ ≥ V _{CC} - 0.2V CS ₂ Controlled: CS ₂ ≤ 0.2V	2.0	5.5	V
Data Retention Current	I _{CCDR2}	V _{CC} = 3V		100	μA

**AC CHARACTERISTICS**(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-17*		-20		Units
		Min	Max	Min	Max	
Read Cycle						
Read Cycle Time	t _{RC}	17		20		nS
Address Access Time	t _{AA}		17		20	nS
Output Hold from Address Change	t _{OH}	2		2		nS
Chip Select Access Time	t _{ACS}		17		20	nS
Output Enable to Output Valid	t _{OE}		9		10	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	3		3		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		nS
Chip Disable to Output in High Z	t _{CHZ} ¹		10		12	nS
Output Disable to Output in High Z	t _{OHZ} ¹		8		9	nS

1. This parameter is guaranteed by design but not tested.


* Industrial temp only.

AC CHARACTERISTICS(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-17*		-20		Units
		Min	Max	Min	Max	
Write Cycle						
Write Cycle Time	t _{WC}	17		20		nS
Chip Select to End of Write	t _{CW}	14		17		nS
Address Valid to End of Write	t _{AW}	14		17		nS
Data Valid to End of Write	t _{DW}	11		12		nS
Write Pulse Width	t _{WP}	13		15		nS
Address Setup Time	t _{AS}	0		0		nS
Address Hold Time	t _{AH}	2		2		nS
Output Active from End of Write	t _{OW} ¹	0		0		nS
Write Enable to Output in High Z	t _{WHZ} ¹		8		10	nS
Data Hold Time	t _{DH}	0		0		nS

1. This parameter is guaranteed by design but not tested.




* Industrial temp only.

AC TEST CIRCUIT**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V


NOTES:V_Z is programmable from -2V to +7V.I_{OL} & I_{OH} programmable from 0 to 16mA.Tester Impedance Z₀ = 75 Ω.V_Z is typically the midpoint of V_{OH} and V_{OL}.I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

**TIMING WAVEFORM - READ CYCLE****WRITE CYCLE 1****WRITE CYCLES 2 & 3**



PACKAGE DIMENSION



ORDERING INFORMATION

W P S 128K 8 X X - XXX E J X X

SPECIAL PROCESS:

Blank = CMOS

DEVICE GRADE:

M = Military Temperature -55°C to +125°C

I = Industrial Temperature -40°C to +85°C

PACKAGE:

EJ = Evolutionary SOJ

ACCESS TIME in nS

IMPROVEMENT MARK

B = Burn-in

T = Temperature Cycling

C = Burn-in and Temperature Cycle

L = Low Data Retention Current

ORGANIZATION, 128K x 8

SRAM

PLASTIC PLUS™

WHITE MICROELECTRONICS