


68020 FEATURES

- Selection of Processor Speeds: 16.67, 20, 25 MHz
- Military Temperature Range: -55°C to +125°C
- Packaging
 - 114 pin Ceramic PGA (P2)
 - 132 lead Ceramic Quad Flatpack, CQFP (Q2)
- Object-code compatible with earlier 68000 Microprocessors
- Addressing mode extensions for enhanced support of highlevel languages
- Bit Field Data Type Accelerates Bit-Oriented Applications i.e., Video Graphics
- Fast On-Chip Instruction Cache Speeds Instructions and Improves Bus Bandwidth
- Coprocessor Interface to Companion 32-Bit Peripherals—the 68881 and 68882 Floating-Point Coprocessors and the 68851 Paged Memory Management Unit
- Pipelined Architecture with High Degree of Internal Parallelism allowing Multiple Instructions to be executed concurrently


- High-Performance Asynchronous Bus Is Nonmultiplexed and Full 32-Bits
- Dynamic Bus Sizing Efficiently Supports 8-/16-/32-Bit Memories and Peripherals
- Full Support of Virtual Memory and Virtual Machine
- 16 32-Bit General-Purpose Data and Address Registers
- Two 32-Bit Supervisor Stack Pointers and Five Special-Purpose Control Registers
- 18 Addressing Modes and 7 Data Types
- 4 GigaByte Direct Addressing Range


DESCRIPTION

The WC32P020 is a 32-bit implementation of the 68000 Family of microprocessors. Using HCMOS technology, the WC32P020 is implemented with 32-bit registers and data paths, 32-bit addresses, a powerful instruction set, and flexible addressing modes.











ADDRESSING MODES

Addressing	Syntax
Register Direct	
Data Register Direct	Dn
Address Register Direct	An
Register Indirect	
Address Register Indirect	(An)
Address Register Indirect with Postincrement	(An) +
Address Register Indirect with Predecrement	- (An)
Address Register Indirect with Displacement	(d16,An)
Register Indirect with Index	
Address Register Indirect with Index (8-Bit Displacement)	(d ₈ ,An,Xn)
Address Register Indirect with Index (Base Displacement)	(bd,An,Xn)
Memory Indirect	
Memory Indirect Postindexed	([bd,An],Xn,od)
Memory Indirect Preindexed	([bd,An,Xn],od)
Program Counter Indirect with Displacement	(d ₁₆ ,PC)
Program Counter Indirect with Index	
PC Indirect with Index (8-Bit Displacement)	(d ₈ ,PC,X _n)
PC Indirect with Index (Base Displacement)	(bd,PC,Xn)
Program Counter Memory Indirect	
PC Memory Indirect Postindexed	([bd,PC],Xn,od)
PC Memory Indirect Preindexed	([bd,PC,Xn],od)
Absolute	
Absolute Short	(xxx).W
Absolute Long	(xxx).L
Immediate	#(data)

NOTES:

- Dn = Data Register, DO-D7
- An = Address Register, AO-A7
- d8, d16 = A twos-complement or sign-extended displacement; added as part of the effective address calculation; size is 8 (d8) or 16 (d16) bits; when omitted, assemblers use a value of zero.
 - Xn = Address or data register used as an index register; form is Xn.SIZE*SCALE, where SIZE is.W or .L (indicates index register size) and SCALE is 1, 2, 4, or 8 (index register is multiplied by SCALE); use of SIZE and/or SCALE is optional.
 - bd = A twos-complement base displacement; when present, size can be 16 or 32 bits.
 - od = Outer displacement, added as part of effective address calculation after any memory indirection, use is optional with a size of 16 or 32 hits
 - PC = Program Counter
- (data) = Immediate value of 8, 16, or 32 bits
 - () = Effective Address
 - [] = Use as indirect access to long-word address.

INSTRUCTION SET

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ASL, ASR	Arithmetic Shift Left and Right

BCC BCHG BCHG Test Bit and Change BCLR Test Bit and Clear BFCHG Test Bit Field and Clear BFCHG Test Bit Field Extract BFEXTS Signed Bit Field Extract BFEXTU Unsigned Bit Field Extract BFEXTU BFFFO Bit Field find First One BFINS BIT Field Insert BFSET Test Bit Field and Set BFSET BFSET Test Bit Field and Set BFSTT Test Bit Field manner BRA BRA BRA BRA BRA BST Test Bit and Set BSR BRA BRA BST Test Bit and Set BSR BRA BRA BST Test Bit And Set BSR BRA BRA BCA BSST Test Bit And Set BSR BRA BRA BCA BCA BCA BCA BCA BCA BCA BCA BCA BC	Mnemonic	Description
BCHG BCLR BFCHG BFCHG BFCHG BFCHR BFCHG BFCHR BFEXTS Signed Bit Field and Change BFEXTS Signed Bit Field Extract BFEXTU Unsigned Bit Field Extract BFFFO Bit Field Insert BFFFO Bit Field Insert BFSET		•
BCLR BFCHG BFCHG BFCHG BFCHR Test Bit Field and Change BFCLR Test Bit Field and Change BFEXTS Signed Bit Field Extract BFEXTU Unsigned Bit Field Extract BFFFO Bit Field Find First One BFINS Bit Field Insert BFSET Test Bit Field and Set BFSTT Test Bit Field and Set BFTST Test Bit Field and Set BFTST Test Bit Field BKPT Breakpoint BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CLR CLB CMP Compare CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds Test Condition, Decrement and Branch DIVS, DIVSL DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EORI Logical Exclusive OR ENT LUEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVE MOVE MOVE MOVE MOVE MOVE MOV		,
BFCHG BFCLR BFEXTS BFEXTS Signed Bit Field and Clear BFEXTS Signed Bit Field Extract BFFFO Bit Field Find First One BFINS Bit Field Insert BFSET BFSET BFSET BFSET Breakpoint BRA Branch BSE BSR Branch BSSE BSR Branch to Subroutine BTST Test Bit Bit CALLM CAII Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CLB CMP Compare CMPA Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DIVS, DIVSL DIVS, DIVSL DIVSL DIVSL DIVSL DIVSL Signed Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EXT. EXTB SIGN Extend MOVE MOVE MOVE MOVE MOVE MOVE MOVEO MOVE		9
BFCLR BFEXTS BIGHER Signed Bit Field and Clear BFEXTU Unsigned Bit Field Extract BFFFO Bit Field Find First One BFINS BIT Field Insert BFSET Test Bit Field and Set BFTST Test Bit Field BKPT Breakpoint BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM CAIL Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK2 Check Register Against Bound CHK2 CLR CLR CLR CLR CMP Compare CMPA Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DIVS, DIVSL DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EOR Logical Exclusive OR LOR LOR LOR LOR LOR LOR LOR LOR LOR L		
BFEXTS BFEXTU BFEXTU Unsigned Bit Field Extract BFFFO BIT Field Info First One BFINS BIT Field Info First One BFINS BIT Field Insert BFSET Test Bit Field BKPT Breakpoint BRA Branch BSET Test Bit and Set BSST BSST Test Bit Test Bit BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Dual Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CLB CLB CMP Compare CMPA Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DIVS, DIVSL DIVU, DIVUL Unsigned Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE Move MOVEA MOVE Move Move Address MOVE CCR MOVE SR MOVE CORD MOVE Move Move Molocal MOVE Move More Move Molocal MOVE Move Move Move Move Move Move Move Move		1 3
BFEXTU Unsigned Bit Field Extract BFFFO Bit Field Insert BFINS Bit Field Insert BFSET Test Bit Field and Set BFTST Test Bit Field Bhert BFRA Branch BSET Test Bit and Set BFST Test Bit Field Set BSR Branch BSET Test Bit Branch Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide Unsigned Divide Unsigned Divide Unsigned Divide LEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE Move Amove Address MOVE CR Move Control Register MOVE SR Move Status Register MOVE		
BFFFO Bit Field Find First One BFINS Bit Field Insert BFSET Test Bit Field and Set Test BTFIEld BRPT Breakpoint BRA Branch BSET Test Bit and Set BFST Test Bit and Set BFST Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE OR Move Condition Code Register MOVE SR Move Status Register MOVE Wove Move Move Move Move Move Move Move M	_	
BFINS BFSET BFSET BFSET BFSET Test Bit Field and Set BFTST Test Bit Field BKPT Breakpoint BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM CAII Module CAS Compare and Swap Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CMP Compare CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC DIVS, DIVSL DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EXCH, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump JSR Jump to Subroutine LEA Load Effective Address Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE AMOVE MOVE Move Condition MOVE Move Control Register MOVE USP MOVE Move Control Register MOVE MOVE MOVED MOVE Move Move Multiple Registers MOVE MOVE Move Onlice MOVE Move Move Multiple Registers MOVE Move Move Move Move Move Move Move Move	_	
BFSET Test Bit Field and Set BFTST Test Bit Field BRPT Breakpoint BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CR Move Condition Code Register MOVE MOVE MOVE Move Move Move Condition Register MOVE MOVE Move Condition Register MOVE MOVE Move Outick MOVE Move Move Motel Move Move Move Move Move Move Move Move		
BFTST Test Bit Field BKPT Breakpoint BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMPA Compare Address CMPI Compare Hemediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL DiVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE Move Address MOVE CCR Move Condition Code Register MOVE Move Move Move Move Move Move Move Move		
BKPT BRA BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM CALLM CALLM CALLM CASS COmpare and Swap Operands CASS CHK Check Register Against Bound CHK2 CHEC CHEC CHP COMPA COMPARE BECC CHP COMPA COMPARE COMPA COMPARE COMPA COMPARE COMPA COMPARE COMPA COMPARE BECC CMP COMPARE COMPARE COMPARE COMPARE COMPARE COMPARE COMPARE COMPA COMPARE COMPARE COMPARE COMPARE COMPARE COMPARE COMPARE COMPARE COMPORT COMPARE COMPORT COMPOR		1
BRA Branch BSET Test Bit and Set BSR Branch to Subroutine BTST Test Bit CALLM CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHKZ Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Memory to Memory CMP2 Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC Test Condition, Decrement and Branch DIVS, DIVSL DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EORI Logical Exclusive OR EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE SR Move Status Register MOVE MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	-	
BSET BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EVAT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE MOVE MOVEM Move Multiple Registers MOVE MOVEM Move Multiple Registers MOVEM MOVEM Move Quick MOVEO MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply		· ·
BSR Branch to Subroutine BTST Test Bit CALLM Call Module CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR EXA Extra Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVE A MOVE A MOVE A MOVE A MOVE ST MOVE CONTON Register MOVE ST MOVE CONTON Register MOVE MOVE MOVE MOVE MOVE MOVE MOVE MOVE		
CALLM CAS Compare and Swap Operands CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc DIVS, DIVSL DIVUL DIVUL Unsigned Divide DIVU, DIVUL Unsigned Divide EOR EORI EXCHART EXCHART Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JUMP JUMP JUMP JUMP JUMP JUMP JUMP		1 1001 211 2112 201
CALLM CAS COMPATE AND DUAL CAS CAS2 COMPATE AND DUAL CAS2 COMPA CHK2 CHECK CHE		
CAS CAS2 Compare and Swap Dual Operands CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CLB CLB CMP Compare CMP Compare CMPA Compare Address CMPI Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC DIVS, DIVSL DIVU, DIVUL Unsigned Divide DIVU, DIVUL Unsigned Divide EOR EORI EXCA EXCHAPE EXCA EXCHAPE EXCA EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR MOVE MOVEA MOVE MOVE A MOVE A MOVE A MOVE COntrol Register MOVE SR MOVE CONTROL MOVE MOVE MOVEC MOVEC MOVEC MOVED MOVE MOVE MOVEC MOVEC MOVE MOVE MOVEC MOVEC MOVE MOVE MOVE MOVEC MOVEC MOVE MOVE MOVE MOVEC MOVE MOVE MOVE MOVE MOVEC MOVE MOVE MOVE MOVE MOVE MOVED MOVE MOVE MOVE Alternate Address Space MULS Signed Multiply		Call Module
CAS2 CHK Check Register Against Bound CHK2 Check Register Against Upper and Lower Bounds CLR CLR CLB CMP Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC DIVS, DIVSL DIVUL DIVUL Unsigned Divide EOR EORI EAX EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR MOVE MOVEA MOVE A MOVE A MOVE A MOVE CONTON INSTRUCTION INSTRUCT	-	
CHK CHC2 Check Register Against Bound CHC2 CLR CLR CLBA CLBA COMP Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC DIVS, DIVSL DIVU, DIVUL Unsigned Divide DIVU, DIVUL Unsigned Divide EOR EORI EACH EXC EXCHAPB EXC EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR MOVE MOVEA MOVE MOVE MOVE SR MOVE CCR MOVE COndition Code Register MOVE USP MOVE MOVEA MOVE MOVE MOVEA MOVE MOVE MOVEA MOVE MOVE MOVE MOVE MOVE MOVE MOVE MOVE		
CHK2 Check Register Against Upper and Lower Bounds CLR Clear CMP Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBCC Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE Move MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEO Move MoveA Move Peripheral MOVEO Move Ouick MOVEO Move Alternate Address Space MULS Signed Multiply		
CLR CMP Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc DIVS, DIVSL DIVU, DIVUL Unsigned Divide DIVU, DIVUL Unsigned Divide EOR EORI EORI EXCHARGE Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK LINK Link and Allocate LSL, LSR MOVE MOVEA MOVE MOVEA MOVE AMOVE Address MOVE CCR MOVE COndition Code Register MOVE USP MOVE CONTON Move Move MOVEC MOVEC MOVEC MOVEC MOVE		
CMP CMPA Compare CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc DIVS, DIVSL DIVUL DIVUL Unsigned Divide Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE AMOVE Address MOVE CCR MOVE COR MOVE COR MOVE SR MOVE COR MOVE SR MOVE COR MOVE Quick MOVES MOVE Signed Multiply		3 3 11
CMPA Compare Address CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVE Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEM Move Move Move Move Move Move Move Mov	-	
CMPI Compare Immediate CMPM Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE Move MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEA Move Moltiple Registers MOVED MOVE MOVE MOVED Move Move Move Move Move Move Move Move	-	·
CMPM CMP2 Compare Memory to Memory CMP2 Compare Register Against Upper and Lower Bounds DBcc DIVS, DIVSL DIVUL DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump JSR Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE AMOVE SR MOVE SR MOVE SR MOVE USP MOVE USP MOVE CM MOVEM MOVE MOVEM MOVE MOVEM MOVEM MOVEM MOVEM MOVEM MOVE MOVE	-	
CMP2 Compare Register Against Upper and Lower Bounds DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE USP Move User Stack Pointer MOVEC MOVEC Move Move Move Move Move Move Move Move	-	The production of the producti
DBcc Test Condition, Decrement and Branch DIVS, DIVSL Signed Divide DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address Link And Allocate LSL, LSR Logical Shift Left and Right MOVE Move MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEA Move Move Move Move Move Move Move Move	CMP2	l ' '
DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEC Move Move Move Move Move Move Move User Status Register MOVEUSP Move User Stack Pointer MOVEUSP Move Move Move Move Move Move Move Move	DBcc	
DIVU, DIVUL Unsigned Divide EOR Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEC Move Move Move Move Move Move Move User Status Register MOVEUSP Move User Stack Pointer MOVEUSP Move Move Move Move Move Move Move Move	DIVS. DIVSL	Signed Divide
EOR EORI Logical Exclusive OR EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVEA MOVE Address MOVE CCR Move Condition Code Register MOVE USP MOVE USP MOVE USP Status Register MOVEC MOVEC MOVEC MOVEC MOVE MOVE Move Control Register MOVEC MOVEM MOVE MOVE MOVE MOVE MOVED MOVE MOVED MOVE MOVE MOVE MOVE MOVE MOVE MOVED MOVE MOVE MOVE MOVE MOVE MOVE MOVE MOVE		
EORI Logical Exclusive OR Immediate EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEC Move Control Register MOVEM MOVEM Move Multiple Registers MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	FOR	-
EXG Exchange Registers EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE USP Move User Stack Pointer MOVEC MOVEC Move Control Register MOVEC MOVEM Move Multiple Registers MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	EORI	"
EXT, EXTB Sign Extend ILLEGAL Take Illegal Instruction Trap JMP Jump JSR Jump to Subroutine LEA Load Effective Address LINK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC MOVEM Move Multiple Registers MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	EXG	
ILLEGAL Take Illegal Instruction Trap JMP JSR Jump to Subroutine LEA Link Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE CCR MOVE COndition Code Register MOVE SR MOVE USP MOVE USP Status Register MOVEC MOVEC MOVEC Move Control Register MOVEC MOVEN MOVE MOVE MOVE MOVE Status Register MOVEUSP MOVE USP Move User Stack Pointer MOVEC MOVEC MOVE MOVE MOVE MOVE MOVEN MOVED MOVE MOVE MOVE Peripheral MOVEO MOVEO MOVEO MOVE Signed Multiply Signed Multiply	EXT, EXTB	
JSR Jump to Subroutine LEA Load Effective Address Link Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	ILLEGAL	Take Illegal Instruction Trap
JSR Jump to Subroutine LEA Load Effective Address LiNK Link and Allocate LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	JMP	Jump
LINK LSL, LSR Logical Shift Left and Right MOVE MOVEA MOVE A Move Address MOVE CCR MOVE SR MOVE STATE MOVE USP MOVE USP MOVEC C Move Condition Code Register MOVE USP MOVE USP Status Register MOVEC MOVEC Move Control Register MOVEM MOVEM MOVEM MOVEM MOVEM MOVEM MOVEM MOVEM MOVEM MOVE MOVE	JSR	Jump to Subroutine
LSL, LSR Logical Shift Left and Right MOVE MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	LEA	Load Effective Address
MOVE MOVEA MOVE A Move Address MOVE CCR Move Condition Code Register MOVE SR MOVE USP Move User Stack Pointer MOVEC MOVEC MOVEC MOVEM MOVEM MOVEM MOVEP MOVEP MOVEP MOVEP MOVEO MOVEO MOVEO MOVEO MOVEO MOVEO MOVEO MOVEO MOVEO MOVES MOVES MOVES MOVES MOVES Signed Multiply	LINK	Link and Allocate
MOVEA Move Address MOVE CCR Move Condition Code Register MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEO Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	LSL, LSR	Logical Shift Left and Right
MOVE CCR Move Condition Code Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space	MOVE	Move
MOVE SR Move Status Register MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVEA	Move Address
MOVE USP Move User Stack Pointer MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVE CCR	Move Condition Code Register
MOVEC Move Control Register MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVE SR	Move Status Register
MOVEM Move Multiple Registers MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVE USP	Move User Stack Pointer
MOVEP Move Peripheral MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVEC	Move Control Register
MOVEQ Move Quick MOVES Move Alternate Address Space MULS Signed Multiply	MOVEM	, ,
MOVES Move Alternate Address Space MULS Signed Multiply	MOVEP	
MULS Signed Multiply		
	MOVES	Move Alternate Address Space
MULU Unsigned Multiple	MULS	
<u> </u>	MULU	Unsigned Multiple



INSTRUCTION SET (cont.)

Mnemonic	Description
NBCD	Negate Decimal with Extend
NEG	Negate
NEGX	Negate with Extend
NOP	No Operation
NOT	Logical Complement
OR	Logical Inclusive OR
ORI	Logical Inclusive OR Immediate
ORI CCR	Logical Inclusive OR Immediate to Condition Codes
ORI SR	Logical Inclusive OR Immediate to Status Register
PACK	Pack BCD
PEA	Push Effective Address
RESET	Reset External Devices
ROL, ROR	Rotate Left and Right
ROXL, ROXR	Rotate with Extend Left and Right
RTD	Return and Deallocate
RTE	Return from Exception
RTM	Return from Module
RTR	Return and Restore Codes
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditionally
STOP	Stop
SUB	Subtract
SUBA	Subtract Address
SUBI	Subtract Immediate
SUBQ	Subtract Quick
SUBX	Subtract with Extend
SWAP	Swap Register Words
TAS	Test Operand and Set
TRAP	Trap
TRAPcc	Trap Conditionally
TRAPV	Trap on Overflow
TST	Test Operand
UNLK	Unlink
UNPK	Unpack BCD

Coprocessor Instructions


Mnemonic	Description			
cpBcc cpDBcc cpGEN	Branch Conditionally Test Coprocessor Condition, Decrement and Branch Coprocessor General Instruction			

Mnemonic	Description
cpRESTORE	Restore Internal State of Coprocessor
cpSAVE	Save Internal State of Coprocessor
cpScc	Set Conditionally
cpTRAPcc	Trap Conditionally

SIGNAL DESCRIPTION

The Vcc and GND pins are separated into four groups to provide individual power supply connections for the address bus buffers, data bus buffers, and all other buffers and internal logic. See Fig. 4.

Group	Vcc GND	
Address Bus	A9, D3	A10, B9, C3, F12
Data Bus	M8, N8, N13	L7, L11, N7, K3
Logic	D1, D2, E3, G11, G13	G12, H13, J3, K1
Clock	_	B1





SIGNAL INDEX

Signal Name	Mnemonic	Function
Function Codes	FC2-FC0	3-bit function code used to identify the address space of each bus cycle.
Address Bus	A0-A31	32-bit address bus.
Data Bus	D0-D31	32-bit data bus used to transfer 8, 16, 24, or 32 bits of data per bus cycle.
Size	SIZO/SIZ1	Indicates the number of bytes remaining to be transferred for this cycle. These signals, together with A1 and A0, define the active sections of the data bus.
External Cycle Start	ECS	Provides an indication that a bus cycle is beginning.
Operand Cycle Start	OCS	Identical operation to that of ECS except that OCS is asserted only during the first bus cycle of an operand transfer.
Read, Write	R/W	Defines the bus transfer as a processor read or write.
Read-Modify-Write Cycle	RMC	Provides an indicator that the current bus cycle is part of an indivisible read-modify-write operation.
Address Strobe	ĀS	Indicates that a valid address is on the bus.
Data Strobe	DS	Indicates that valid data is to be placed on the data bus by an external device or has been placed on the data bus by the WC32P020-XXM.
Data Buffer Enable	DBEN	Provides an enable signal for external data buffers.
Data Transfer and Size Acknowledge	DSACKO/DSACK1	Bus response signals that indicate the requested data transfer operation has completed. In addition, these two lines indicate the size of the external bus port on a cycle-by-cycle basis and are used for asynchronous transfers.
Interrupt Priority Level	IPL0-IPL2	Provides an encoded interrupt level to the processor.
Interrupt Pending	ĪPEND	Indicates that an interrupt is pending.
Autovector	AVEC	Requests an autovector during an interrupt acknowledge cycle.
Bus Request	BR	Indicates that an external device requires bus mastership.
Bus Grant	BG	Indicates that an external device may assume bus mastership.
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership.
Reset	RESET	System reset.
Halt	HALT	Indicates that the processor should suspend bus activity.
Bus Error	BERR	Indicates that an erroneous bus operation is being attempted.
Cache Disable	CDIS	Dynamically disables the on-chip cache to assist emulator support
Clock	CLK	Clock input to the processor.
Power Supply	Vcc	Power supply.
Ground	GND	Ground connection.

MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
Vcc	Supply voltage	-0.3	+7.0	٧
Vı	Input voltage	-0.3	+7.0	V
Pdmax	Max Power dissipation		2.0	W
Tcase	Operating temperature (Mil.)	-55	+125	°C
Tcase	Tcase Operating temperature (Ind.)		+85	°C
Tstg	stg Storage temperature		+150	°C
Tj	Junction temperature		+160	°C

THERMAL CHARACTERISTICS

(with no heat sink or airflow)

Characteristic	Symbol	Value	Rating
Thermal Resistance — Junction to Ambient	θЈА		°C/W
PGA Package		26	
CQFP Package		46	
Thermal Resistance — Junction to Case	өјс		°C/W
PGA Package		3	
CQFP Package		15	

POWER CONSIDERATIONS

The average chip junction temperature, T_J , in $^{\circ}C$ can be obtained from:

$$TJ = TA + (PD \bullet \theta JA) \tag{1}$$

where:

TA = Ambient Temperature, °C

 Θ JA = Package Thermal Resistance, Junction-to-Ambient, $\circ C \wedge W$

PD = PINT+PI/0

 $PINT = ICC \times VCC$, Watts-Chip Internal Power

PI/O = Power Dissipation on Input and Output Pins-User Determined

For most applications, PI/O<PINT and can be neglected.

The following is an approximate relationship between PD and TJ (if PI/O is neglected):

$$PD = K \div (T_J + 273^{\circ}C) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = PD \bullet (TA + 273^{\circ}C) + \theta JA \bullet PD^{2}$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

The total thermal resistance of a package (Θ JA) can be separated into two components, Θ JC and Θ CA, representing the barrier to heat flow from the semiconductor junction to the package (case) surface (Θ JC) and from the case to the outside ambient (Θ CA). These terms are related by the equation:

$$\Theta \mathsf{J} \mathsf{A} = \Theta \mathsf{J} \mathsf{C} + \Theta \mathsf{C} \mathsf{A} \tag{4}$$

 θ JC is device related and cannot be influenced by the user. However, θ CA is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling, and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ CA so that θ JA approximately equals θ JC. Substitution of θ JC for θ JA in equation (1) will result in a lower semiconductor junction temperature.

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0 Vdc \pm 5\%, GND = 0 Vdc, TA = -55°C to +125°C)$

	Characteristics	Symbol	Min	Max	Unit
Input High Voltage		ViH	2.0	Vcc	V
Input Low Voltage		VIL	GND -0.5	0.8	V
Input Leakage Current GND ≤ VıN ≤ Vcc	BERR, BR, BGACK, CLK, TPL ₀₋₂ , AVEC, CDIS, DSA <u>CKO, DSACK1</u>	lin	-4	4.0	μΑ
	HALT, RESET		-20	20	
High-Z (Off State) Leakage Current	A31-0, \overline{AS} , \overline{DBEN} , \overline{DS} , $D31-0$, $FC2-0$ R/W, RMC, SIZ1-0	Itsi	-20	20	μΑ
Output High Voltage	A31-0, \overline{AS} , \overline{BG} , D31-0, \overline{DBEN} , \overline{DS} , \overline{ECS} , R/\overline{W} , \overline{IPEND} , \overline{OCS} , \overline{RMC} , SIZ1-0, FC2-0	Vон	2.4	-	V
Output Low Voltage $loL = 3.2 mA$ $loL = 5.3 mA$ $loL = 5.3 mA$ $loL = 2.0 mA$ $loL = 10.7 mA$	A31-0, FC2-0, SIZ1-0, BG, D31-0 AS, DS, R/W, RMC, DBEN, IPEND ————————————————————————————————————	VoL	- - -	0.5 0.5 0.5 0.5	V
Maximum Supply Current		Icc	-	333	mA
Capacitance (1) VIN = 0V, TA = 25°C, f = 1MHz		Cin	-	20	pF
Load Capacitance	ECS, OCS All Other	Сг	-	50 130	pF

NOTES:

AC ELECTRICAL SPECIFICATIONS - CLOCK INPUT (see Fig. 5)

Characteristic	Specification 16.67 M		7 MHz	20 MHz		25MHz		Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation		8	16.67	12.5	20	12.5	25	MHz
Cycle Time	1	60	125	50	80	40	80	ns
Clock Pulse Width	2,3	24	95	20	54	19	61	ns
Rise and Fall Times	4,5	-	5	_	5	-	4	ns

FIG.5 CLOCK INPUT TIMING DIAGRAM

NOTE:

^{1.} Capacitance is guaranteed by design but not tested.



AC ELECTRICAL SPECIFICATIONS - READ AND WRITE CYCLES

 $(Vcc = 5.0 Vdc \pm 5\%, GND = 0 Vdc, TA = -55°C to +125°C)$

Characteristic	Specification	16.67 MHz		20 MHz		25 MHz		Unit
		Min	Max	Min	Max	Min	Max	1
Clock high to Address, FC, Size, RMC Valid	6	0	30	0	25	0	25	ns
Clock High to ECS, OCS Asserted	6A	0	20	0	15	0	12	ns
Clock High to Address, Data, FC, Size, RMC, High Impedance	7	0	60	0	50	0	40	ns
Clock high to Address, FC, Size, RMC Invalid	8	0	-	0	-	0	-	ns
Clock Low to \overline{AS} , \overline{DS} Asserted	9	1	30	1	25	1	18	ns
AS to DS Assertion (Read) (Skew)	9A (1)	-15	15	-10	10	-10	10	ns
AS Asserted to DS Asserted (Write)	9B (11)	37	-	32	-	27	-	ns
ECS Width Asserted	10	20	-	15	-	15	-	ns
OCS Width Asserted	10	20	-	15	-	15	-	ns
ECS, OCS width Negated	10B (7)	15	-	10	-	5	-	ns
Address, FC, Size, RMC, Valid to AS (and DS Asserted Read)	11	15	-	10	-	6	-	ns
Clock Low to \overline{AS} , \overline{DS} Negated	12	0	30	0	25	0	15	ns
Clock Low to ECS, OCS Negated	12A	0	30	0	25	0	15	ns
AS, DS Negated to Address, FC, Size, RMC Invalid	13	15	-	10	-	10	-	ns
AS (and DS Read) Width Asserted	14	100	-	85	-	70	-	ns
DS Width Asserted Write	14A	40	-	38	-	30	-	ns
AS, DS Width Negated	15	40	-	38	-	30	-	ns
DS Negated to AS Asserted	15A (8)	35	-	30	-	25	-	ns
Clock High to \overline{AS} , \overline{DS} , R/\overline{W} Invalid, High Impedance	16	-	60	-	50	-	40	ns
AS, DS Negated to R/W Invalid	17	15	-	10	-	10	-	ns
Clock High to R/W High	18	0	30	0	25	0	20	ns
Clock High to R/W Low	20	0	30	0	25	0	20	ns
R/W High to AS Asserted	21	15	-	10	-	5	-	ns
R/W Low to DS Asserted (Write)	22	75	-	60	-	50	-	ns
Clock High to Data Out Valid	23	-	30	-	25	-	25	ns
DS Negated to Data Out Invalid	25	15	-	10	-	5	-	ns
DS Negated to DBEN Negated (Write)	25A (9)	15	-	10	-	5	-	ns
Data Out Valid to DS Asserted (Write)	26	15	-	10	-	5	-	ns
Data-In Valid to Clock Low (Data Setup)	27	5	-	5	-	5	-	ns
Late BERR/HALT Asserted to Clock Low Setup Time	27A	20	-	15	-	10	-	ns
AS, DS Negated to DSACKx, BERR, HALT, AVEC Negated	28	0	80	0	65	0	50	ns
DS Negated to Data-In Invalid (Data-In Hold Time)	29	0	-	0	-	0	-	ns
DS Negated to Data-In (High Impedance)	29A	-	60	-	50	-	40	ns
DSACKx Asserted to Data-In Valid	31 (2)	-	50	-	43	-	32	ns
DSACKx Asserted to DSACKx Valid (DSACK Asserted Skew)	31A (3)	-	15	-	10	-	10	ns
RESET Input Transition Time	32	-	1.5	-	1.5	-	1.5	Clks
Clock Low to BG Asserted	33	0	30	0	25	0	20	ns
Clock Low to BG Negated	34	0	30	0	25	0	20	ns
BR Asserted to BG Asserted (RMC Not Asserted)	35	1.5	3.5	1.5	3.5	1.5	3.5	Clks
BGACK Asserted to BG Negated	37	1.5	3.5	1.5	3.5	1.5	3.5	Clks

AC ELECTRICAL SPECIFICATIONS - READ AND WRITE CYCLES (cont.)


Characteristic		Specification	16.67 MHz		20 MHz		25MHz		Unit
			Min	Max	Min	Max	Min	Max	
BGACK Asserted to BR Negated		37A (6)	0	1.5	0	1.5	0	1.5	Clks
BG Width Negated		39	90	-	75	-	60	-	ns
BG Width Asserted		39A	90	-	75	-	60	-	ns
Clock High to DBEN Asserted (Read)		40	0	30	0	25	0	20	ns
Clock High to DBEN Negated (Read)		41	0	30	0	25	0	20	ns
Clock High to DBEN Asserted (Write)		42	0	30	0	25	0	20	ns
Clock High to DBEN Negated (Write)		43	0	30	0	25	0	20	ns
R/W Low to DBEN Asserted (Write)		44	15	-	10	-	10	-	ns
DBEN Width Asserted	Read	45 (5)	60	-	50	-	40	-	ns
	Write		120	-	100	-	80	-	
R/W Width Valid (Write or Read)		46	150	-	125	-	100	-	ns
Asynchronous Input Setup Time		47A	5	-	5	-	5	-	ns
Asynchronous Input Hold Time		47B	15	-	15	-	10	-	ns
DSACKx Asserted to BERR, HALT Asserted		48 (4)	-	30	-	20	-	18	ns
Data Out Hold from Clock High		53	0	-	0	-	0	-	ns
R/W Valid to Data Bus Impedance Change		55	30	-	25	-	20	-	ns
RESET Pulse Width (Reset Instruction)		56	512	-	512	-	512	-	Clks
BERR Negated to HALT Negated (Rerun)		57	0	-	0	-	0	-	ns
BGACK Negated to Bus Driven		58 (10)	1	-	1	-	1	-	Clks
BG Negated to Bus Driven		59 (10)	1	-	1	-	1	-	Clks

NOTES:

- 1. This number can be reduced to 5ns if strobes have equal loads.
- 2. If the asynchronous setup time (#47A) requirements are satisfied, the DSACKx low data setup time (#31) and DSACKx low to BERR low setup time (#48) can be ignored. The data must only satisfy the data-in to clock low setup time (#27) for the following clock cycle, and BERR must only satisfy the late BERR low to clock low setup time (#27A) for the following clock cycle.
- 3. This parameter specifies the maximum allowable skew between DSACKO to DSACK1 asserted or DSACK1 to DSACK0 asserted; specification #47A must be met by DSACK0 or DSACK1.
- 4. This specification applies to the first (DSACKO or DSACK1) DSACKx signal asserted. In the absence of DSACKx, BERR is an asynchronous input setup time (347A).
- 5. DBEN may stay asserted on consecutive write cycles.
- 6. The minimum values must be met to guarantee proper operation. If this maximum value is exceeded, BG may be reasserted.
- 7. This specification indicates the minimum high time for ECS and OCS in the event of an internal cache hit followed immediately by a cache miss or operand cycle.
- 8. This specification guarantees operation with the 68881/68882, which specifies a minimum time for \overline{DS} negated to \overline{AS} asserted. Without this specification, incorrect interpretation of specifications #9A and #15 would indicate that the WC32P020-XXM does not meet the 68881/68882 requirements.
- 9. This specification allows a system designer to guarantee data hold times on the output side of data buffers that have output enable signals generated with DBEN.
- 10. These specifications allow system designers to guarantee that an alternate bus master has stopped driving the bus when the 68020 regains control of the bus after an arbitration sequence.
- 11. This specification allows system designers to qualify the $\overline{\text{CS}}$ signal of an 68881/68882 with $\overline{\text{AS}}$ (allowing 7 ns for a gate delay) and still meet the $\overline{\text{CS}}$ to $\overline{\text{DS}}$ setup time requirement.




FIG. 6
READ CYCLE TIMING DIAGRAM



NOTE:




FIG. 7
WRITE CYCLE TIMING DIAGRAM



NOTE:



FIG. 8
BUS ARBITRATION TIMING DIAGRAM



NOTE:



