80C34/80C54/87C54

DESCRIPTION

The Philips 80C34/80C54/87C54 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The CMOS 8XC54 is functionally compatible with the NMOS 8032/8052 microcontrollers. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC54 contains an 16k × 8 ROM (80C54) EPROM (87C54), a 256 × 8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, two-priority level, nested interrupt structure, a serial I/O port for either multi-processor communications, enhanced UART, and on-chip oscillator and clock circuits.

In addition, the 8XC54 has two software selectable modes of power reduction—idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES

- 80C51 based architecture
- 16k×8 ROM (80C54)
- 16k×8 EPROM (87C54)
- ROMless (80C34)
- 256 × 8 RAM
- Three 16-bit counter/timers
- Full duplex serial channel
- Boolean processor
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
- Power-down mode
- CMOS and TTL compatible
- Speed range: 3.5 to 24MHz
- Five package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS



ORDERING INFORMATION


ROMless	ROM	EPROM ¹		TEMPERATURE RANGE °C AND PACKAGE	FREQ MHz	DRAWING NUMBER
P80C34EBP N	P80C54EBP N	P87C54EBP N	ОТР	0 to +70, 40-Pin Plastic Dual In-line Package	16	SOT129-1
P80C34EBA A	P80C54EBA A	P87C54EBA A	OTP	0 to +70, 44-Pin Plastic Leaded Chip Carrier	16	SOT187-2
		P87C54EBF FA	UV	0 to +70, 40-Pin Ceramic Dual In-line Package	16	0590B
		P87C54EBL KA	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier	16	1472A
P80C34EBB B	P80C54EBB B	P87C54EBB B	ОТР	0 to +70, 44-Pin Plastic Quad Flat Pack	16	SOT307-2
P80C34EBB BD	P80C54EBB BD	P87C54EBB BD	OTP	0 to +70, 44-Pin Thin Plastic Leaded Chip Carrier	16	SOT389-1
P80C34EFP N	P80C54EFP N	P87C54EFP N	OTP	-40 to +85, 40-Pin Plastic Dual In-line Package	16	SOT129-1
P80C34EFA A	P80C54EFA A	P87C54EFA A	OTP	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	16	SOT187-2
P80C34EFB B	P80C54EFB B	P87C54EBF B	ОТР	-40 to +85, 44-Pin Plastic Quad Flat Pack	16	SOT307-2
		P87C54EFF FA	UV	-40 to +85, 40-Pin Ceramic Dual In-line Package	16	0590B
		P87C54EFL KA	UV	-40 to +85, 44-Pin Ceramic Leaded Chip Carrier	16	1472A
P80C34IBP N	P80C54IBP N	P87C54IBP N	OTP	0 to +70, 40-Pin Plastic Dual In-line Package	24	SOT129-1
P80C34IBA A	P80C54IBA A	P87C54IBA A	OTP	0 to +70, 44-Pin Plastic Leaded Chip Carrier	24	SOT187-2
		P87C54IBF FA	UV	0 to +70, 40-Pin Ceramic Dual In-line Package	24	0590B
		P87C54IBL KA	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier	24	1472A
	P80C54IBB B	P87C54IBB B	OTP	0 to +70, 44-Pin Plastic Quad Flat Pack	24	SOT307-2
	P80C54IBB BD	P87C54IBB BD	OTP	0 to +70, 44-Pin Thin Plastic Leaded Chip Carrier	24	SOT389-1
P80C34IFP N	P80C54IFP N	P87C54IFP N	OTP	-40 to +85, 40-Pin Plastic Dual In-line Package	24	SOT129-1
P80C34IFA A	P80C54IFA A	P87C54IFA A	ОТР	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	24	SOT187-2
		P87C54IFF FA	UV	-40 to +85, 40-Pin Ceramic Dual In-line Package	24	0590B
		P87C54IFL KA	UV	-40 to +85, 44-Pin Ceramic Leaded Chip Carrier	24	1472A

NOTE:


1. OTP = One Time Programmable EPROM. UV = UV erasable EPROM

1996 Feb 29 **7110826 0101023 163**


CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



LOGIC SYMBOL



1996 Feb 29 7110826 0101024 OTT **11**

80C34/80C54/87C54

ROM CODE SUBMISSION

When submitting ROM code for the 80C54, the following must be specified:

- 1. 16k byte user ROM data
- 2. 32 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 401FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security


Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA# is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

If the ROM Code fi	le does not include the	e options, the following information must be included with the ROM code.	
For each of the following	owing, check the appr	opriate box, and send to Philips along with the code:	
Security Bit #1:	☐ Enabled	☐ Disabled	
Security Bit #2:	☐ Enabled	☐ Disabled	
Encryption:	□ No	☐ Yes If Yes, must send key file.	

BLOCK DIAGRAM



80C34/80C54/87C54

Table 1. **8XC54 Special Function Registers**

SYMBOL	DESCRIPTION	DIRECT ADDRESS	, 		, SYMBO	L, OR AL	FERNATIV	E PORT F	UNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	EoH	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	_	_	_				AO	xxxxxxx0B
B*	B register	FoH	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H	AF	ΑE	AD	AC	AB	AA	A 9	A8	00Н 00Н
iE*	Interrupt Enable	A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0	00H
	interrupt Enable	Aon	BF	BE	BD	BC	BB	BA	B9	B8	0011
IP*	Interrupt Priority	B8H		T _	PT2	PS	PT1	PX1	PTO	PX0	x0000000B
"	interrupt r northy	Don	87	86	85	84	83	82	81	80	X0000000B
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
		30	97	96	95	94	93	92	91	90	1
P1*	Port 1	90H		T					T2EX	T2	FFH
• •		3311	A7	A6	A5	A4	A3	A2	A1	AO	' ' ' '
P2*	Port 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
	· · · · -	1	B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	Вон	RD	WR	T1	ТО	INT1	INTO	TxD	RxD	FFH
	,		· · · ·		· · · · · · · · · · · · · · · · · · ·						
PCON#	Power Control	87H	SMOD1	SMOD0	_	POF ¹	GF1	GF0	PD	IDL	00xxxx00B
			D7	D6	D5	D4	DЗ	D2	D1	Do	
PSW*	Program Status Word	DoH	CY	AC	F0	RS1	RS0	ΟV		Р	00H
RCAP2H# RCAP2L#	Timer 2 Capture High Timer 2 Capture Low	CBH CAH									00Н 00Н
SADDR# SADEN#	Slave Address Slave Address Mask	A9H B9H									00H 00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial Control	98H	SMO	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H			-	•	•				07H
			8F	8E	8D	8C	8B	8A	89	88]
TCON*	Timer Control	88H	TF1	TR1	TF0	TRO	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	1
T2CON*	Timer Control 2	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RE2	00H
TH0	Timer High 0	8CH									00H
TH1 TH2#	Timer High 1 Timer High 2	8DH CDH									00H
TLO	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН		~ -	a -		- ·			_	00H
THOS	T	9511	C7	C6	C5	C4	C3	C2	C1	C0	.
TMOD #	Timer Mode	89H	GATE	C/T	M1	Mo	GATE	C/T	M1	Mo	00H
T2MOD#	Timer 2 Mode Control bit addressable	C9H	L	<u> </u>		<u> </u>	<u> </u>	L.,	T20E	DCEN	xxxxxx00B

1996 Feb 29 **3110826 0101027 809**

SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs.

^{1.} Reset value depends on reset source.

80C34/80C54/87C54

PIN DESCRIPTION

		PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: 0V reference.
V _{CC}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and receives code bytes during EPROM programming in the 87C54. External pull-ups are required during program verification.
P1.0-P1.7	18	2-9 2	40-44 1-3	1/O I	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include: T2 (P1.0): Timer/Counter 2 external count input/Clockout.
	2	3	41	i	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9	! !	INT1 (P3.3): External interrupt
	14 15	16 17	10 11	1 1	T0 (P3.4): Timer 0 external input
	16	17	12	0	T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe
	17	19	13	ő	RD (P3.7): External data memory read strobe
RST	9	10	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	(External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{CC} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

1996 Feb 29 **7110826 0101028 745**

80C34/80C54/87C54

ENHANCED UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 8XC54 UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 1). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 2.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 3.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "IGiven" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while

excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	==	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with Os. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

TIMER 2

This is a 16-bit up or down counter, which can be operated as either a timer or event counter. It can be operated in one of three different modes (autoreload, capture, or as the baud rate generator for the UART).

In the autoreload mode, the Timer can be set to count up or down by setting or clearing the bit DCEN in the T2MOD Special Function Register. The SFRs RCAP2H and RCAP2L are used to reload the Timer upon overflow or a 1-to-0 transition on the T2EX input (P1.1).

In the Capture mode, Timer 2 can either set TF2 and generate an interrupt or capture its value, to capture Timer 2 in response to a 1-to-0 transition on the T2EX input, the EXEN2 bit in the T2CON must be set. Timer 2 is then recaptured in SFRs RCAP2H and RCAP2L.

As the baud rate generator, Timer 2 is selected by setting TCLK and/or RCLK in T2CON. As the baud rate generator Timer 2 is incremented at 1/2 the oscillator frequency.

PROGRAMMABLE CLOCK-OUT

The 80C34/80C54/87C54 has a new feature. A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 8XC54 rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level.

1996 Feb 29 🗰 7110826 0101029 681 🚥

80C34/80C54/87C54




Figure 1. SCON: Serial Port Control Register




Figure 2. UART Framing Error Detection

80C34/80C54/87C54




Figure 3. UART Multiprocessor Communication, Automatic Address Recognition

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle

mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC54 either a hardware reset or external interrupt can use an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INTO and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the

instruction that put the device into Power Down.

Design Consideration

 When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC54 without the 8XC54 having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC54 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

80C34/80C54/87C54

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	٧
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

Electrical Deviations from Commercial Specifications for Extended Temperature Range

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V

		TEST	LIN	NITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{CC} -0.15	V
V _{IL1}	Input low voltage to EA		0	0.2V _{CC} -0.35	٧
V _{IH}	Input high voltage		0.7V _{CC} +0.1	V _{CC} +0.5	٧
իլ	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-75	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μА

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

80C34/80C54/87C54

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP1	MAX	UNIT
V _{IL}	Input low voltage, except EA 7		-0.5		0.2V _{CC} 0.1	٧
V _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} -0.3	٧
V _{IH}	Input high voltage		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage, ports 1, 2, 3 ⁹	I _{OL} = 100μA I _{OL} = 1.6mA ² I _{OL} = 3.5mA			0.3 0.45 1.0	V V V
V _{OL1}	Output low voltage, port 0, ALE, PSEN9	$I_{OL} = 200\mu A$ $I_{OL} = 3.2 \text{mA}^2$ $I_{OL} = 7.0 \text{mA}$			0.3 0.45 1.0	V V V
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	l _{OH} = -60μA, l _{OH} = -30μA l _{OH} = -10μA	V _{CC} - 1.5 V _{CC} - 0.7 V _{CC} - 0.3			V V V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ¹⁰ , PSEN ³	I _{OH} = -7.0mA, I _{OH} = -3.2mA I _{OH} = -200μA	V _{CC} - 1.5 V _{CC} - 0.7 V _{CC} - 0.3			V V V
I _{IL}	Logical 0 input current, ports 1, 2, 3 ⁷	V _{IN} = 0.45V			50	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁷	See note 4		. "	-650	μΑ
J _{LI}	Input leakage current, port 0	0.45 V _{IN} < V _{CC} - 0.3			±10	μΑ
l _{cc}	Power supply current: Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power-down mode T _{amb} 0 to +70°C T _{amb} -40 to +85°C	See note 6		15 3	32 5 50 75	mA mA μA μA
R _{RST}	Internal reset pull-down resistor		50		225	kΩ
C _{IO}	Pin capacitance ¹¹ (except EA)				15	pF

Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- I_{CCMAX} at other frequencies is given by: Active mode: I_{CCMAX} = 1.50 × FREQ + 8; Idle mode: I_{CCMAX} = 0.14 × FREQ +2.31, where FREQ is the external oscillator frequency in MHz. I_{CCMAX} is given in mA. See Figure 11.

See Figures 12 through 15 for I_{CC} test conditions.

- These values apply only to T_{amb} = 0°C to +70°C. For T_{amb} = -40°C to +85°C, see table on previous page.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per port pin: Maximum IOL per 8-bit port:

26mA

Maximum total I_{OL} for all outputs: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

10. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.

11. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

1996 Feb 29 **2 7110826 0101033 002**

80C34/80C54/87C54

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or –40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V1, 2, 3

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	4	Oscillator frequency Speed versions : E			3.5	16	MHz
t _{LHLL}	4	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	4	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	4	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	4	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	4	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	4	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	4	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	4	Input instruction float after PSEN		17		t _{CLCL} -25	пѕ
t _{AVIV}	4	Address to valid instruction in		207		5t _{CLCL} 105	ns
t _{PLAZ}	4	PSEN low to address float		10		10	ns
Data Memo	ory		<u>.</u>				
t _{RLRH}	5, 6	RD pulse width	275		6t _{CLCL} -100		ns
^t wLWH	5, 6	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	5, 6	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	5, 6	Data hold after RD	0		0		ns
t _{RHDZ}	5, 6	Data float after FID		65		2t _{CLCL} -60	ns
t _{LLDV}	5, 6	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	5, 6	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	5, 6	ALE low to RD or WR low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	5, 6	Address valid to WR low or RD low	122		4t _{CLCL} -130		ns
t _{QVWX}	5, 6	Data valid to WR transition	13		t _{CLCL} -50		ns
twhax	5, 6	Data hold after WR	13		t _{CLCL} -50		ns
t _{QVWH}	6	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	5, 6	RD low to address float		0		0	ns
twhLH	5, 6	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock		<u> </u>		0202	0202	
t _{CHCX}	8	High time	20		20	t _{CLCL} -t _{CLCX}	ns
tclcx	8	Low time	20		20	t _{CLCL} -t _{CHCX}	ns
t _{CLCH}	8	Rise time		20		20	ns
t _{CHCL}	8	Fall time		20		20	ns
Shift Regis	ter	1	I	1			
t _{XLXL}	7	Serial port clock cycle time	750]	12t _{CLCL}	1	ns
t _{avx} H	7	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
txHQX	7	Output data hold after clock rising edge	8	1	2t _{CLCL} -117	1	ns
t _{XHDX}	7	Input data hold after clock rising edge	0	1	0		ns
txHDV	7	Clock rising edge to input data valid	<u> </u>	492		10t _{CLCL} -133	ns

1996 Feb 29 **ТП 711082Ь 0101034 ТЧЯ ТП**

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 87C54 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80C34/80C54/87C54

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V^{1, 2, 3}$

			24MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	4	Oscillator frequency Speed versions: I			3.5	24	MHz
LHLL	4	ALE pulse width	43		2t _{CLCL} -40		ns
AVLL	4	Address valid to ALE low	17		t _{CLCL} -25		ns
LLAX	4	Address hold after ALE low	17		t _{CLCL} 25		ns
t _{LLIV}	4	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
LLPL	4	ALE low to PSEN low	17		t _{CLCL} -25		ns
t _{PLPH}	4	PSEN pulse width	80		3t _{CLCL} -45		ns
t _{PLIV}	4	PSEN low to valid instruction in		65		3t _{CLCL} -60	ns
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	4	Input instruction float after PSEN		17		t _{CLCL} -25	ns
t _{AVIV}	4	Address to valid instruction in		128		5t _{CLCL} –80	ns
t _{PLAZ}	4	PSEN low to address float		10		10	ns
Data Memo	ory					•	•
t _{RLRH}	5, 6	RD pulse width	150		6t _{CLCL} -100		ns
t _{WLWH}	5, 6	WR pulse width	150		6t _{CLCL} -100		ns
lardy	5, 6	RD low to valid data in		118		5t _{CLCL} -90	ns
анох	5, 6	Data hold after RD	0		0		ns
t _{AHDZ}	5, 6	Data float after RD		55		2t _{CLCL} -28	ns
tLLDV	5, 6	ALE low to valid data in		183	-	8t _{CLCL} -150	ns
t _{AVDV}	5, 6	Address to valid data in		210		9t _{CLCL} -165	ns
t _{LLWL}	5, 6	ALE low to RD or WR low	75	175	3t _{CLCL} –50	3t _{CLCL} +50	ns
t _{AVWL}	5, 6	Address valid to WR low or RD low	92		4t _{CLCL} 75		ns
t _{avwx}	5, 6	Data valid to WR transition	12		t _{CLCL} -30		ns
twhax	5, 6	Data hold after WR	17		t _{CLCL} -25		ns
фумн	6	Data valid to WR high	162		7t _{CLCL} -130		ns
t _{RLAZ}	5, 6	RD low to address float		0		0	ns
twhLH	5, 6	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
External C	lock			-1		1	
снсх	8	High time	17		17	t _{CLCL} -t _{CLCX}	ns
CLCX	8	Low time	17		17	tclcl-tchcx	ns
ССН	8	Rise time		5		5	ns
t _{CHCL}	8	Fall time		5		5	ns
Shift Regis	ter		<u> </u>				·
t _{XLXL}	7	Serial port clock cycle time	505		12t _{CLCL}		ns
tavхн	7	Output data setup to clock rising edge	283		10t _{CLCL} -133		ns
XHQX	7	Output data hold after clock rising edge	3		2t _{CLCL} -80		ns
XHDX	7	Input data hold after clock rising edge	0		0	i	ns
XHDV	7	Clock rising edge to input data valid		283		10t _{CLCL} -133	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 87C54 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
 Variable clock is spcified for oscillator frequencies greater than 16MHz to 24MHz. For frequencies equal or less than 16MHz, see 16MHz "AC Electrial Characteristics", page 13.

1996 Feb 29 **7110826 0101035 985**

80C34/80C54/87C54

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock D - input data H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data R - RD signal t - Time

V - Valid W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to

ALE low.

=Time for ALE low to

PSEN low.




Figure 4. External Program Memory Read Cycle




Figure 5. External Data Memory Read Cycle

7110826 0101036 811 = 1996 Feb 29

80C34/80C54/87C54




Figure 6. External Data Memory Write Cycle




Figure 7. Shift Register Mode Timing




Figure 8. External Clock Drive

1996 Feb 29 7110826 0101037 758 III 16

80C34/80C54/87C54




Figure 9. AC Testing Input/Output




Figure 10. Float Waveform




Figure 11. I_{CC} vs. FREQ Valid only within frequency specifications of the device under test

80C34/80C54/87C54




Figure 12. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 13. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 14. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5 ns$

80C34/80C54/87C54




Figure 15. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

EPROM CHARACTERISTICS

The 87C54 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C54 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C54 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 16 and 17. Figure 18 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 16. Note that the 87C54 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 16. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The

ALE/PROG is pulsed low 25 times as shown in Figure 17.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification and Security Bits If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 18. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

1996 Feb 29 **7110826 0101040 242**

[™]Trademark phrase of Intel Corporation.

80C34/80C54/87C54

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V_{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.

- V_{PP} = 12.75V ±0.25V.
 V_{CC} = 5V±10% during programming and verification.
 ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 100μs.

Table 4. Program Security Bits

PROGR.	AM LOCK	BITS ^{1, 2}	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	υ	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	Same as 2, also verify user program is disabled.

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the lock bits is not defined.

80C34/80C54/87C54




Figure 16. Programming Configuration




Figure 17. PROG Waveform




Figure 18. Program Verification


1996 Feb 29 **3 7110826 0101042 015** 29

80C34/80C54/87C54

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21$ °C to +27°C, $V_{CC} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 19)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
I _{PP}	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
^t shgL	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
^t GLGH	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQ} Z	Data float after ENABLE	0	48t _{CLCL}	
^t GHGL	PROG high to PROG low	10		μs



NOTE:


Figure 19. EPROM Programming and Verification


^{*} FOR PROGRAMMING VERIFICATION SEE FIGURE 16. FOR VERIFICATION CONDITIONS SEE FIGURE 18.

80C34/80C54/87C54

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1





DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	(1)	E ⁽¹⁾	e	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN								
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE						
SOT129-1	051G08	MO-015AJ			=	92-11-17 95-01-14						

80C34/80C54/87C54







DIMENSIONS (millimetre dimensions are derived from the original inch dimensions


DIMEN	IMENSIONS (Millimetre dimensions are derived from the original incli dimensions)																					
UNIT	Α	A ₁ min.	A ₃	A ₄ max.	Ьp	bη	D(1)	E ⁽¹⁾	•	⊕ D	⊕E	HD	HE	k	k ₁ max.	Lp	>	*	у	Z _D ⁽¹⁾ max.	ZE ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51					17.65 17.40		0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
	0.180 0.165	0.020	0.01	0.12		0.032 0.026								0.048 0.042		0.057 0.040	0.007	0.007	0.004	0.085	0.085	·- I

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	C JEDEC EIAJ			PROJECTION	ISSUE DATE		
SOT187-2	112E10	MO-047AC			**	92-11-17- 95-02-25		

0590B 40-PIN (600 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE (WITH WINDOW (FA) PACKAGE)




1996 Feb 29 7110826 0101046 760



1996 Feb 29 **7110826 0101047 6T7 2**0

80C34/80C54/87C54

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm SOT307-2



DIMENSIONS (mm are the original dimensions)


UNIT	A max.	A ₁	A ₂	Аз	bр	С	D ⁽¹⁾	E ⁽¹⁾	e	H _D	HE	L	Lp	Q	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	0.8	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.85 0.75	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	 EUROPEAN ISSUE DATE							
VERSION	SION IEC JEDEC EIAJ		EIAJ	 PROJECTION	ISSUE DATE						
SOT307-2					92-11-17 95-02-04						

80C34/80C54/87C54



1996 Feb 29 🔳 7110826 0101049 47T 🔳 28