



# INA2132

## Dual, Low Power, Single-Supply DIFFERENCE AMPLIFIER

### FEATURES

- DESIGNED FOR LOW COST
- LOW QUIESCENT CURRENT:  
160 $\mu$ A per Amplifier
- WIDE POWER SUPPLY RANGE:  
Single Supply: 2.7V to 36V  
Dual Supplies:  $\pm 1.35$ V to  $\pm 18$ V
- LOW GAIN ERROR:  $\pm 0.05\%$  max
- LOW NONLINEARITY: 0.001% max
- HIGH CMRR: 90dB
- HIGHLY VERSATILE CIRCUIT
- EASY TO USE
- SO-14 PACKAGE

### DESCRIPTION


The INA2132 is a dual low power, unity-gain difference amplifier offering excellent value at very low cost. Each channel consists of a precision op amp with a laser-trimmed precision resistor network, providing accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature. The internal op amp's common-mode range extends to the negative supply—ideal for single-supply applications.

The difference amplifier is the foundation of many commonly used circuits. The INA2132 provides this circuit function without using an expensive precision resistor network. The INA2132 is available in the SO-14 surface-mount package and is specified for operation over the extended industrial temperature range,  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

A single version of this product with similar specifications is also available. See the INA132 data sheet for details.

### APPLICATIONS

- DIFFERENTIAL INPUT AMPLIFIER
- INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- $G = 1/2$  AMPLIFIER
- $G = 2$  AMPLIFIER
- SUMMING AMPLIFIER
- DIFFERENTIAL CURRENT RECEIVER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- BATTERY-POWERED SYSTEMS
- GROUND LOOP ELIMINATOR



# SPECIFICATIONS: $V_S = \pm 15V$

At  $T_A = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to ground, and reference pins connected to ground unless otherwise noted.

PARAMETER	CONDITIONS	INA2132U			INA2132UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Initial $V_{OS}$ vs Temperature $dV_{OS}/dT$ vs Power Supply PSRR vs Time Channel Separation <sup>(2)</sup>	RTO  $V_S = \pm 1.35V$ to $\pm 18V$  dc		$\pm 75$ $\pm 1$ $\pm 5$ 0.3 0.04	$\pm 250$ $\pm 5$ $\pm 30$		*	$\pm 500$ $\pm 10$ *	$\mu V$ $\mu V/^\circ\text{C}$ $\mu V/V$ $\mu V/mo$ $\mu V/V$
<b>INPUT IMPEDANCE<sup>(3)</sup></b> Differential Common-Mode			80 40			*	*	$\text{k}\Omega$ $\text{k}\Omega$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Voltage Range <sup>(4)</sup> Common-Mode Rejection Ratio CMRR	$V_O = 0V$ $V_{CM} = -30V$ to $28V$ , $R_S = 0\Omega$	2 (V-) 80	90	2 (V+) -2	*	*	*	V dB
<b>OUTPUT VOLTAGE NOISE<sup>(5)</sup></b> $f = 0.1\text{Hz}$ to $10\text{Hz}$ $f = 1\text{kHz}$	RTO		1.6 65			*	*	$\mu Vp-p$ $nV/\sqrt{\text{Hz}}$
<b>GAIN</b> Initial Error vs Temperature Nonlinearity	$V_O = -14V$ to $13.5V$  $V_O = -14V$ to $13.5V$		1 $\pm 0.01$ $\pm 1$ $\pm 0.0001$	$\pm 0.05$ $\pm 10$ $\pm 0.001$		*	$\pm 0.1$ * $\pm 0.002$	V/V % $\text{ppm}/^\circ\text{C}$ % of FS
<b>OUTPUT</b> Voltage, Positive Negative Positive Negative Current Limit, per Amplifier Capacitive Load (stable operation)	$R_L = 100\text{k}\Omega$ to Ground $R_L = 100\text{k}\Omega$ to Ground $R_L = 10\text{k}\Omega$ to Ground $R_L = 10\text{k}\Omega$ to Ground Continuous to Common	(V+) -1 (V-) +0.5 (V+) -1.5 (V-) +1	(V+) -0.8 (V-) +0.15 (V+) -0.8 (V-) +0.25 $\pm 12$ 10		*	*	*	V V V V mA nF
<b>FREQUENCY RESPONSE</b> Small-Signal Bandwidth Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	-3dB  $V_O = 10V$ Step $V_O = 10V$ Step 50% Overdrive		300 0.1 85 88 7			*	*	kHz V/ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$ $\mu\text{s}$
<b>POWER SUPPLY</b> Rated Voltage Voltage Range Quiescent Current (per amplifier) $I_Q$	$V_S$  $I_O = 0\text{mA}$	$\pm 1.35$	$\pm 15$ $\pm 160$	$\pm 18$ $\pm 185$	*	*	*	V V $\mu\text{A}$
<b>TEMPERATURE RANGE</b> Specification Operation Storage Thermal Resistance $\theta_{JA}$		-40 -55 -55		+85 +125 +125	*	*	*	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C/W}$

\* Specifications the same as INA2132U.

NOTES: (1) Includes effects of amplifier's input bias and offset currents. (2) Measured output offset change of one channel for a full-scale swing ( $V_O = -14V$  to  $13.5V$ ) on the opposite channel. (3)  $40\text{k}\Omega$  resistors are ratio matched but have  $\pm 20\%$  absolute value. (4)  $2 (V-) -V_{REF} < V_{CM} < 2 ((V+) -1) -V_{REF}$ . For more detail, see Applications Information section. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# SPECIFICATIONS: $V_S = +5V$ Single Supply


At  $T_A = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , and reference pin connected to  $V_S/2$ , unless otherwise noted.

PARAMETER	CONDITIONS	INA2132U			INA2132UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OFFSET VOLTAGE<sup>(1)</sup></b>	RTO							
Initial $V_{OS}$			$\pm 150$	$\pm 500$		*	$\pm 750$	$\mu\text{V}$
vs Temperature $dV_{OS}/dT$			$\pm 2$			*		$\mu\text{V}/^\circ\text{C}$
<b>INPUT VOLTAGE RANGE</b>								
Common-Mode Voltage Range <sup>(2)</sup>		-2.5		+5.5	*		*	V
Common-Mode Rejection CMRR	$V_{CM} = -2.5\text{V to } +5.5\text{V}$ , $R_S = 0\Omega$	80	90		74	*		dB
<b>OUTPUT</b>								
Voltage, Positive	$R_L = 100\text{k}\Omega$ to Ground	(V+) -1	(V+) -0.75		*	*		V
Negative	$R_L = 100\text{k}\Omega$ to Ground	+0.25	+0.06		*	*		V
Positive	$R_L = 10\text{k}\Omega$ to Ground	(V+) -1	(V+) -0.8		*	*		V
Negative	$R_L = 10\text{k}\Omega$ to Ground	+0.25	+0.12		*	*		V
<b>POWER SUPPLY</b>								
Rated Voltage $V_S$			+5			*		V
Voltage Range		+2.7		+36	*		*	V
Quiescent Current $I_Q$	$I_O = 0\text{mA}$		$\pm 155$	$\pm 185$		*	*	$\mu\text{A}$

\* Specifications the same as INA2132U.

NOTE: (1) Includes effects of amplifier's input bias and offset currents. (2)  $2(V-) - V_{REF} < V_{CM} < 2(V+) - V_{REF}$ . For more detail, see Applications Information section.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_+$ to $V_-$	36V
Input Voltage Range	$\pm 80\text{V}$
Output Short-Circuit (to ground)	Continuous
Operating Temperature	$-55^\circ\text{C to } +125^\circ\text{C}$
Storage Temperature	$-55^\circ\text{C to } +125^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.







## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
INA2132U	SO-14 Surface-Mount	235	$-40^\circ\text{C to } +85^\circ\text{C}$	INA2132U	INA2132U	Rails
"	"	"	"	"	INA2132U/2K5	Tape and Reel
INA2132UA	SO-14 Surface-Mount	235	$-40^\circ\text{C to } +85^\circ\text{C}$	INA2132UA	INA2132UA	Rails
"	"	"	"	"	INA2132UA/2K5	Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA2132U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.







# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = +25^\circ\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = +25^{\circ}\text{C}$  and  $V_S = \pm 15\text{V}$ , unless otherwise noted.


0.1Hz to 10Hz PEAK-TO-PEAK  
VOLTAGE NOISE




OFFSET VOLTAGE  
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE  
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT  
PRODUCTION DISTRIBUTION



# APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA2132. Power supply bypass capacitors should be connected close to the device pins.

The differential input signal is connected to pins 2 and 3 (or pins 6 and 5) as shown. The source impedances connected to the inputs must be nearly equal to assure good common-mode rejection. An 8Ω mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 80dB. Gain accuracy will also be slightly affected. If the source has a known impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.

Do not interchange pins 3 and 14 (or pins 5 and 8) or pins 2 and 12 (or pins 6 and 10), even though nominal resistor values are equal. These resistors are laser-trimmed for precise resistor ratios to achieve accurate gain and highest CMRR. Interchanging these pins may not provide specified performance. As shown in Figure 1, sense line should be connected as close to the load as possible.




FIGURE 1. Basic Power Supply and Signal Connections.

To ensure valid operation of the differential amplifier, please note the following points:

- 1)  $V_{OUT} = V_3 - V_2 + V_{REF}$
- 2)  $V_{OUT}$  must be within the specified linear range. For example, with  $\pm 15V$  supplies and a 100kΩ load, the output will be defined by:

$$(V-) + 0.15V < V_{OUT} < (V+) - 0.8V$$

- 3) Input common-mode range at the nodes of the op amp must be  $V- \leq V_{CM} \leq (V+) - 1$ . To ensure that the inputs to the differential amp (+In and -In) meet this criteria, limit the common-mode voltage inputs to:

$$2 \cdot (V-) - V_{REF} < V_{CM} < 2 \cdot ((V+) - 1) - V_{REF}$$

In the case where  $V_{REF}$  is grounded, the equation simplifies to:

$$2 \cdot (V-) < V_{CM} < 2 \cdot ((V+) - 1)$$

For more information, see the typical performance curve titled "Input Common-Mode Voltage Range vs Output Voltage."

## OPERATING VOLTAGE

The INA2132 operates from single (+2.7V to +36V) or dual ( $\pm 1.35V$  to  $\pm 18V$ ) supplies with excellent performance. Specifications are production tested with +5V and  $\pm 15V$  supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Performance Curves.

The INA2132 can accurately measure differential signals that are beyond the power supply rails. Linear common-mode range extends to twice the negative power supply voltage and nearly twice the positive power supply voltage. Output phase reversal does not occur when the inputs to the internal operational amplifier are overloaded to either rail. See typical performance curve, "Common-Mode Range vs Output Voltage."

## OFFSET VOLTAGE TRIM

The INA2132 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 14 or pin 8), which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage. The source impedance of a signal applied to the Ref terminal should be less than 8Ω to maintain good common-mode rejection. To assure low impedance at the Ref terminal, the trim voltage can be buffered with an op amp, such as the OPA277.




FIGURE 2. Offset Adjustment.

## CAPACITIVE LOAD DRIVE CAPABILITY

The INA2132 can drive large capacitive loads, even at low supplies. It is stable with a 10nF load. Refer to the “Small-Signal Step Response” and “Settling Time vs Load Capacitance” typical performance curves.

## CHANNEL CROSSTALK

The two channels of the INA2132 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and is dependent on source impedance and signal characteristics. See the typical performance curve “Channel Separation vs Frequency” for more information.

Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Run the differential inputs of each channel parallel to each other or




FIGURE 3. Low Power, High Output Current Precision Difference Amplifier.




FIGURE 4. Differential Input Voltage-to-Current Converter for Low  $I_{OUT}$ .

directly adjacent on the top and bottom sides of a circuit board. Stray coupling then produces a common-mode signal which is rejected by the INA2132's input.




FIGURE 5. Differential Input Data Acquisition.




FIGURE 6. Digitally Controlled Gain of  $\pm 1$  Amplifier.




FIGURE 7. Precision Voltage-to-Current Converter with Differential Inputs.






FIGURE 8. Differential Output Difference Amplifier.




FIGURE 9. Precision Level Shifter.




FIGURE 10. Precision Instrumentation Amplifier.




FIGURE 11. Precision Inverting Unity-Gain Amplifier.




FIGURE 12. Precision Gain = 1/2 Amplifier.




FIGURE 13. Precision Average Value Amplifier.




FIGURE 14. Precision Unity-Gain Buffer.




FIGURE 15. Precision Gain = 2 Amplifier.




FIGURE 16. Precision Summing Amplifier.

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.