


SONY**CXP80P624A****CMOS 8-bit Single Chip Microcomputer****Description**

The CXP80P624A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface (2-ch independently), timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, general purpose prescaler, PWM for tuner, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also this IC provides power on reset function, sleep/stop function which enables to lower power consumption.

CXP80P624A is the PROM-incorporated version of the CXP80624A with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

**Structure**

Silicon gate CMOS IC

Features

- A wide instruction set (213 instructions) which cover various types of data.
 - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
- Minimum instruction cycle During operation 333ns/12MHz
- Incorporated PROM capacity 24Kbytes
- Incorporated RAM capacity 800bytes
- Peripheral functions
 - A/D converter 8-bit, 12-channel, successive approximation system (Conversion time: 26.7 μ s/12MHz)
 - Serial I/O with auto transfer mode Incorporated 8-bit and 8-stage FIFO for data (1 to 8 bytes auto transfer) 2-channel independently
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
 - High precision timing pattern generator
 - PPG 19 pins 32-stage programmable
 - RTG 5 pins 2-channel
 - PWM/DA gate output 12-bit, 2-channel (Repetitive frequency 46kHz/12MHz)
 - Servo input control Capstan FG, Drum FG/PG, CTL input
 - VSYNC separator
 - FRC capture unit
 - PWM output for tuner
 - General purpose prescaler
 - Incorporated 26-bit and 8-stage FIFO
 - 14-bit
 - 10-bit (System clock asynchronous)
- Interruption 17 factors, 14 vectors, multi-interruption possible
- Standby mode SLEEP/STOP
- Package 100-pin plastic QFP/VQFP


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

— 1 —

E92219 - ST


■ 8382383 0017691 793 ■

Block Diagram




Pin Configuration 1 (Top View) 100 pin QFP package

- Note 1)** Vpp (Pin 90) is always connected to Vdd.
2) Vss (Pins 41 and 88) are both connected to GND.



Pin Configuration 2 (Top View) 100 pin VQFP package

- Note 1) Vpp (Pin 88) is always connected to Vdd.
- 2) Vss (Pins 39 and 86) are both connected to GND.






Pin Description





Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real time Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)	
PB0/PPO8 to PB7/PPO15	Output/ Real time Output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PC0/PPO16 to PC2/PPO18	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time Output		Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)	
PD0 to PD7	I/O	(Port D) 8-bit input/output port. Enable to specify input/output by 4-bit unit. Enables to drive 12mA sinc current. (8 pins)		
PE0/ $\overline{\text{INT0}}$	Input	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge.	
PE1/ $\overline{\text{EC/INT2}}$	Input		External event input pin for timer/counter.	Input pin to request external interruption. Active when falling edge.
PE2/PWM0	Output		PWM output pins. (2 pins)	
PE3/PWM1	Output			
PE4/DAA0	Output		DA gate pulse output pins. (4 pins)	
PE5/DAA1	Output			
PE6/DAB0	Output			
PE7/DAB1	Output			
AN0 to AN3	Input	Analog Input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) input/output pin.		
SO0	Output	Serial data (CH0) output pin.		

Symbol	I/O	Description	
SI0	Input	Serial data (CH0) input pin.	
$\overline{CS0}$	Input	Serial chip select (CH0) input pin.	
PG0/CFG	Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input		Drum FG input pin.
PG2/DPG	Input		Drum PG input pin.
PG3/ \overline{PBCTL}	Input		Playback CTL pulse input pin.
PG4/SYNC0	Input		Composite sync signal input pin.
PG5/SYNC1	Input		
PG6/EXI0	Input		External input pin to FRC capture unit.
PG7/EXI1	Input		
PH0 to PH7	Output	(Port H) 8-bit output port ; N-ch open drain output of middle tension proof (12V) and high current (12mA). (8 pins)	
PI0/PCK	Input	(Port I) Lower 1 bit is input port and upper 7 bits are input/output port. Input/output port can be specified by bit unit (8 pins).	External clock input pin of general purpose prescaler.
PI1/PO	I/O / Output		General purpose prescaler output pin.
PI2/ \overline{PWM}	I/O / Output		14-bit PWM output pin
PI3/TO	I/O / Output		Timer/counter output pin. (duty=50%)
PI4/ $\overline{INT1}$	I/O / Input		Input pin to request external interruption. Active when falling edge.
PI5/ $\overline{SCK1}$	I/O / I/O		Serial clock (CH1) input/output pin.
PI6/SO1	I/O / Output		Serial data (CH1) output pin.
PI7/SI1	I/O / Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit input /output port. Function as standby release input can be specified by bit unit. Input/output can be specified by bit unit.	
PK0	Input	Input port	
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
\overline{RST}	I/O	System reset pin of active "L" level. \overline{RST} pin is input/output pin, which output "L" level by incorporated power on reset function when power on. (Mask option)	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{SS}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
V _{PP}		Positive power supply pin for built-in PROM writing. Please connect to V _{DD} for normal operation.	
V _{SS}		GND pin. Connect both V _{SS} pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
<p>Port A Port B</p> <p>PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15</p> <p>16 pins</p>	 <p>Output becomes active from high impedance by data writing to port register.</p>	<p>Hi-Z</p>
<p>Port C</p> <p>PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7</p> <p>8 pins</p>	 <p>(Every bit)</p>	<p>Hi-Z</p>
<p>Port D</p> <p>PD0 to PD7</p> <p>8 pins</p>	 <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>High current 12mA</p>	<p>Hi-Z</p>

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	Port E Schmitt input 	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	Port E 	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	Port E 	H level
AN0 to AN3 4 pins	Input multiplexer 	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	Port F Input multiplexer 	Hi-Z

Pin	Circuit format	When reset
<p>PF4/AN8 to PF7/AN11</p> <p>4 pins</p>	<p>Port F</p>  <p>Port F data</p> <p>Data bus</p> <p>RD (Port F)</p> <p>Port/AD select</p> <p>Input multiplexer</p> <p>A/D converter</p>	<p>Hi-Z</p>
<p>PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1</p> <p>8 pins</p>	<p>Port G</p>  <p>Schmitt input</p> <p>IP</p> <p>Servo input</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	<p>Hi-Z</p>
<p>PH0 to PH7</p> <p>8 pins</p>	<p>Port H</p>  <p>Port H data</p> <p>Data bus</p> <p>RD (Port H)</p> <p>Middle tension proof 12V</p> <p>High current 12mA</p>	<p>Hi-Z</p>
<p>PI0/PCK</p> <p>1 pin</p>	<p>Port I</p>  <p>IP</p> <p>External clock to general purpose prescaler</p> <p>Data bus</p> <p>RD (Port I)</p>	<p>Hi-Z</p>

Pin	Circuit format	When reset
<p>PI1/PO PI2/PWM PI3/TO</p> <p>3 pins</p>	<p>Port I</p> <p>Port I function select</p> <p>PI1 ... From general purpose prescaler PI2 ... From 14-bit PWM PI3 ... From timer/counter</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p>	<p>Hi-Z</p>
<p>PI4/INT1 PI7/SI1</p> <p>2 pins</p>	<p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>PI4 ... To interruption circuit PI7 ... To serial CH1</p> <p>Schmitt input</p>	<p>Hi-Z</p>
<p>PI5/SCK1 PI6/SO1</p> <p>2 pins</p>	<p>Port I</p> <p>Port I select function</p> <p>Serial From CH1</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Note) PI5 is schmitt input PI6 is inverter input</p> <p>To serial CH1</p>	<p>Hi-Z</p>
<p>PJ0 to PJ7</p> <p>8 pins</p>	<p>Port J</p> <p>Port J data</p> <p>Port J direction</p> <p>Data bus</p> <p>RD (Port J)</p> <p>Standby release</p> <p>Edge detection</p>	<p>Hi-Z</p>

Pin	Circuit format	When reset
PK0 1 pin	<p>Port K</p>	Hi-Z
$\overline{CS0}$ SIO 2 pins	<p>Schmitt input</p>	Hi-Z
S00 1 pin		Hi-Z
$\overline{SCK0}$ 1 pin		Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> • Shows the circuit composition during oscillation. • Feedback resistor is removed during stop. 	Oscillation
\overline{RST} 1 pin		L level
MP 1 pin		Hi-Z

Absolute Maximum Ratings

(V_{SS}=0V)

Item	Symbol	Ratings	Unit	Remarks
Power supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{PP}	-0.3 to +13.0	V	Incorporated PROM
	AV _{DD}	AV _{SS} to +7.0 * 1	V	
	AV _{SS}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 * 2	V	
Output voltage	V _{OUT}	-0.3 to +7.0 * 2	V	
Middle tension proof output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	Σ I _{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than high current output pins: per pin
	I _{OLC}	20	mA	High current port pin * 3 : per pin
Low level total output current	Σ I _{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package
		380		VQFP package

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

* 1) AV_{DD} and V_{DD} should be set to a same voltage.

* 2) V_{IN} and V_{OUT} should not exceed V_{DD}+0.3V.

* 3) The high current operation transistors are the N-ch transistors of the PD and PH ports.

Recommended Operating Conditions

(Vss=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V _{DD}	4.5	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		3.5	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.5	5.5	V	Guaranteed data hold operation range during STOP
	V _{pp}	V _{pp} =V _{DD}		V	*6
Analog power supply	AV _{DD}	4.5	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	C-MOS schmitt input *3
	V _{IHTS}	2.2	V _{DD}	V	TTL schmitt input *4
	V _{IHEX}	V _{DD} -0.4	V _{DD} +0.3	V	EXTAL pin *5
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2
	V _{ILS}	0	0.2V _{DD}	V	C-MOS schmitt input *3
	V _{ILTS}	0	0.8	V	TTL schmitt input *4
	V _{ILEX}	-0.3	0.4	V	EXTAL pin *5
Operating temperature	Topr	-10	+75	°C	

*1) AV_{DD} and V_{DD} should be set to a same voltage.

*2) Normal input port (each pin of PC, PD, PE0 to PE1, PF0 to PF3, PG, PI, PJ and PK), MP pin

*3) Each pin of $\overline{CS0}$, SIO, $\overline{SCK0}$, \overline{RST} , PE0/ $\overline{INT0}$, PE1/ $\overline{EC}/\overline{INT2}$, PG (For PG4 and PG5, P14/ $\overline{INT1}$, P15/ $\overline{SCK1}$ and P17/SI1).

*4) Each pin of PG4 and PG5.

*5) It specifies only when the external clock is input.

*6) V_{pp} and V_{DD} should be set to a same voltage.

Electrical Characteristics
DC Characteristics

(Ta=-10 to +75 °C, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4, to PF7, PH (V _{OL} only), PI1 to PI7, PJ, SO, SCK, RST (V _{OL} only)	V _{DD} =4.5V, I _{OH} =-0.5mA	4.0			V
			V _{DD} =4.5V, I _{OH} =-1.2mA	3.5			V
Low level output voltage	V _{OL}		V _{DD} =4.5V, I _{OL} =1.8mA			0.4	V
			V _{DD} =4.5V, I _{OL} =3.6mA			0.6	V
		PD, PH	V _{DD} =4.5V, I _{OL} =12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} =5.5V, V _{IH} =5.5V	0.5		40	μA
	I _{IIE}		V _{DD} =5.5V, V _{IL} =0.4V	-0.5		-40	μA
	I _{ILR}	RST	V _{DD} =5.5V, V _{IL} =0.4V	-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, PI to PK, MP, AN0 to AN3, CS0, SIO, SO0, SCK0	V _{DD} =5.5V V _I =0, 5.5V			± 10	μA
Open drain output leakage current (N-ch Tr OFF in state)	I _{LOH}	PH	V _{DD} =5.5V V _{OH} =12V			50	μA
Supply current * 1	I _{DD}	V _{DD}	Crystal oscillation (C1=C2=15pF) of 12MHz		21	45	mA
	I _{DDs1}		V _{DD} =5V ± 10% * 2		1.1	8	mA
			SLEEP mode V _{DD} =5V ± 10%				
	I _{DDs2}		STOP mode V _{DD} =5V ± 10%			30	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{SS} , AV _{DD} , AV _{SS} pins	Clock 1MHz 0V other than the measured pins		10	20	pF

* 1) When entire output pins are open.

* 2) When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEh) to "00" and operating in high speed mode (1/2 dividing clock).

AC Characteristics

(1) Clock timing

($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	f_c	XTAL EXTAL	Fig. 1, Fig. 2	1	12	MHz
System clock input pulse width	t_{xL} t_{xH}	EXTAL	Fig. 1, Fig. 2 (External clock drive)	37.5	200	ns
System clock input rising and falling times	t_{cR} t_{cF}					
Event count clock input pulse width	t_{eL} t_{eH}	$\overline{\text{EC}}$	Fig. 3	$t_{\text{sys}}^* + 50$		ns
Event count clock input rising and falling times	t_{eR} t_{eF}	$\overline{\text{EC}}$	Fig. 3		20	ms

* t_{sys} indicates three values according to the contents of the clock control register (address: 00FEH) upper 2 bits (CPU clock selection).

$t_{\text{sys}} [\text{ns}] = 2000/f_c$ (Upper 2-bit="00"), $4000/f_c$ (Upper 2-bit="01"), $16000/f_c$ (Upper 2-bit="11")

Fig. 1. Clock timing




Fig. 2. Clock applying condition





Fig. 3. Event count clock timing



(2) Serial transfer (CH0)

(Ta=-10 to +75 °C, VDD=4.5 to 5.5V, VSS=0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS0} \downarrow \rightarrow \overline{SCK0}$ delay time	t _{dcsk}	$\overline{SCK0}$	Chip select transfer mode ($\overline{SCK0}$ =output mode)		t _{sys} +200	ns
$\overline{CS0} \uparrow \rightarrow \overline{SCK0}$ floating delay time	t _{dcskf}	$\overline{SCK0}$			t _{sys} +200	ns
$\overline{CS0} \downarrow \rightarrow SO0$ delay time	t _{dcs0}	SO0	Chip select transfer mode		t _{sys} +200	ns
$\overline{CS0} \uparrow \rightarrow SO0$ floating delay time	t _{dcs0f}	SO0			t _{sys} +200	ns
$\overline{CS0}$ high level width	t _{whcs}	$\overline{CS0}$		t _{sys} +200		ns
$\overline{SCK0}$ cycle time	t _{cy}	$\overline{SCK0}$	Input mode	2t _{sys} +200		ns
			Output mode	16000/f _c		ns
$\overline{SCK0}$ high and low level widths	t _{oh} t _{ol}	$\overline{SCK0}$	Input mode	t _{sys} +100		ns
			Output mode	8000/f _c -50		ns
SI0 input setup time (against $\overline{SCK0} \uparrow$)	t _{sik}	SI0	$\overline{SCK0}$ input mode	100		ns
			$\overline{SCK0}$ output mode	200		ns
SI0 input hold time (against $\overline{SCK0} \uparrow$)	t _{hsi}	SI0	$\overline{SCK0}$ input mode	t _{sys} +200		ns
			$\overline{SCK0}$ output mode	100		ns
$\overline{SCK0} \downarrow \rightarrow SO0$ delay time	t _{xso}	SO0	$\overline{SCK0}$ input mode		t _{sys} +200	ns
			$\overline{SCK0}$ output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/f_c (Upper 2-bit="00"), 4000/f_c (Upper 2-bit="01"), 16000/f_c (Upper 2-bit="11")

2) The Load of $\overline{SCK0}$ output mode and SO0 output delay time is 50pF+1TTL.

Fig. 4. Serial transfer CH0 timing



Serial transfer (CH1) (SIO mode)

($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{\text{SCK1}}$ cycle time	t_{CY}	$\overline{\text{SCK1}}$	Input mode	$2t_{\text{sys}}+200$		ns
			Output mode	$16000/f_c$		ns
$\overline{\text{SCK1}}$ high and low level widths	t_{KH} t_{KL}	$\overline{\text{SCK1}}$	Input mode	$t_{\text{sys}}+100$		ns
			Output mode	$8000/f_c-50$		ns
SI1 input setup time (against $\overline{\text{SCK1}} \uparrow$)	t_{SIK}	SI1	$\overline{\text{SCK1}}$ input mode	100		ns
			$\overline{\text{SCK1}}$ output mode	200		ns
SI1 input hold time (against $\overline{\text{SCK1}} \uparrow$)	t_{SIL}	SI1	$\overline{\text{SCK1}}$ input mode	$t_{\text{sys}}+200$		ns
			$\overline{\text{SCK1}}$ output mode	100		ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ delay time	t_{KSO}	SO1	$\overline{\text{SCK1}}$ input mode		$t_{\text{sys}}+200$	ns
			$\overline{\text{SCK1}}$ output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = $2000/f_c$ (Upper 2-bit="00"), $4000/f_c$ (Upper 2-bit="01"), $16000/f_c$ (Upper 2-bit="11").

2) The Load of $\overline{\text{SCK1}}$ output mode and SO1 output delay time is $50\text{pF} + 1\text{TTL}$.

Fig. 5. Serial transfer CH1 timing (SIO mode)




Serial transfer (CH1) (Special mode) (Ta=-10 to +75 °C, VDD=4.5 to 5.5V, VSS=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	t _{LCY}	SO1 SI1	Note 1)		104		μs
SI1 data setup time	t _{LSU}	SI1		2			μs
SI1 data hold time	t _{LHD}	SI1		2			μs

Note 1) t_{LCY} specifies only serial mode register (CH1) (SIOM1: Address 01FAh) lower 2 bits (SO1 clock selection) has been set at 104 μs.

2) The load of SO1 pin is 50pF +1TTL.

Fig. 6. Serial transfer CH1 timing (Special mode)




(3) A/D converter characteristics

($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = AV_{DD} = 4.5$ to 5.5V , $AV_{REF} = 4.0\text{V}$ to AV_{DD} , $V_{SS} = AV_{SS} = 0\text{V}$)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			$T_a = 25^\circ\text{C}$ $V_{DD} = AV_{DD} = 5.0\text{V}$ $V_{SS} = AV_{SS} = 0\text{V}$			± 1	LSB
Zero transition voltage	$V_{ZT} * 1$			-10	30	70	mV
Full scale transition voltage	$V_{FT} * 2$			4930	4970	5010	mV
Conversion time	t_{CONV}			$160/f_{ADC} * 3$			μs
Sampling time	t_{SAMP}			$12/f_{ADC} * 3$			μs
Reference input voltage	V_{REF}	AV_{REF}		$AV_{DD} - 0.5$		AV_{DD}	V
Analog input voltage	V_{IAN}	AN0 to AN11		0		AV_{REF}	V
AV_{REF} current	I_{REF}	AV_{REF}	Operating mode		0.6	1.0	mA
	I_{REFS}		SLEEP mode STOP mode			10	μA

Fig. 7. Definitions of A/D converter terms



- * 1) V_{ZT} : Indicates the value that digital conversion value changes from 00H to 01H and vice versa.
- * 2) V_{FT} : Indicates the value that digital conversion value changes from FEH to FFH and vice versa.
- * 3) The value of f_{ADC} is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).
When PS2 is selected, $f_{ADC} = f_c / 2$
When PS1 is selected, $f_{ADC} = f_c$

(4) Interruption, reset input

($T_a = -10$ to $+75$ °C, $V_{DD} = 4.5$ to 5.5 V, $V_{SS} = 0$ V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	t_{IH}, t_{IL}	$\overline{INT0}, \overline{INT1}, \overline{INT2}$ PJ0 to PJ7		1		μ s
Reset input low level width	t_{RSL}	\overline{RST}		8/fc		μ s

Fig. 8. Interruption Input timing





Fig. 9. Reset Input timing




(5) Power on reset

Power on reset

($T_a = -10$ to $+75$ °C, $V_{DD} = 4.5$ to 5.5 V, $V_{SS} = 0$ V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t_R	V_{DD}	Power on reset	0.05	50	ms
Power supply cut-off time	t_{OFF}		Repetitive power on reset	1		ms

Fig. 10. Power on reset



The power supply should rise smoothly.


(6) General purpose prescaler

($T_a = -10$ to $+75$ °C, $V_{DD} = 4.5$ to 5.5 V, $V_{SS} = 0$ V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	f _{PCK}	PCK				12	MHz
External clock input pulse width	t _{WH} , t _{WL}	PCK		33			ns
External clock input rising and falling times	t _r , t _f	PCK				200	ns
Prescaler output delay time (against PCK ↑)	t _{PLH}	PO	External clock input PCK t _r =t _f =6ns		80	130	ns
	t _{PHL}				60	100	ns
Prescaler output rising and falling times	t _{TLH}	PO	External clock input PCK t _r =t _f =6ns		50	100	ns
	t _{THL}				20	40	ns

Note) The load of PO pin is 50pF.

Fig. 11. General purpose prescaler timing



(7) Others


($T_a = -10$ to $+75$ °C, $V_{DD} = 4.5$ to 5.5 V, $V_{SS} = 0$ V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CFG input high and low level widths	t _{CFH} , t _{CFL}	CFG		t _{sys} +200		ns
DFG input high and low level widths	t _{DFH} , t _{DFL}	DFG		1000/f _c +200		ns
DPG minimum pulse width	t _{DPW}	DPG		50		ns
DPG minimum removal time	t _{rem}	DPG		50		ns
PBCTL input high and low level widths	t _{CTH} , t _{CTL}	PBCTL	t _{sys} =2000/f _c	t _{sys} +200		ns
EXI input high and low level widths	t _{EIH} , t _{EIL}	EXI0 EXI1	t _{sys} =2000/f _c	t _{sys} +200		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEh) upper 2 bits (CPU clock selection).


t_{sys} [ns] = 2000/f_c (Upper 2-bit="00"), 4000/f_c (Upper 2-bit="01"), 16000/f_c (Upper 2-bit="11")

Fig. 12. Other timings



Supplement

Fig. 13. Recommended oscillation circuit



Manufacturer	Model	Frequency f (MHz)	C ₁ , C ₂ (pF)
MURATA MFG CO., LTD.	CSA12.0MTZ0C3	12	30



Manufacturer	Model	Frequency f (MHz)	C ₁ , C ₂ (pF)
RIVER ELETEC CO., LTD.	HC-49/U03	12	12
KINSEKI LTD.	HC-49/U	12	15
CITIZEN WATCH CO., LTD.	CSA-309	12	10

Selection Guide

Option item	Mask product	CXP80P624AQ-1-□□□	CXP80P624AR-1-□□□
Package	100-pin plastic QFP/QJFP	100-pin plastic QFP	100-pin plastic VQFP
ROM capacitance	20K bytes/24K bytes	PROM 24K bytes	PROM 24K bytes
Reset pin pull-up resistor	Existent/non-existent	Existent	Existent
Power on reset circuit	Existent/non-existent	Existent	Existent
Input circuit format *	CMOS Schmitt/TTL Schmitt	TTL Schmitt	TTL Schmitt

* Pins PG4/SYNC0, PG5/SYNC1 only.



Characteristics Curve



Package Outline

Unit: mm



100pin QFP (Plastic) 1.7g



Detailed diagram of A

SONY NAME	QFP-100P-L03
EIAJ NAME	*QFP100-P-1420-A
JEDEC CODE	

100pin VQFP (Plastic)



Detailed diagram of A

SONY NAME	VQFP-100P-L01
EIAJ NAME	*QFP100-P-1414-A
JEDEC CODE	

Note) Dimensions marked with * does not include resin residue.