

## DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

### General Description

The 'ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and  $\bar{Q}$  outputs.


Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

### Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS74 at approximately half the power

### Connection Diagram



TL/F/6109-1

Order Number DM74ALS74AM, DM74ALS74AN or DM74ALS74ASJ  
See NS Package Number M14A, M14D or N14A

### Function Table

Inputs				Outputs	
PR	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Q<sub>0</sub> = Previous Condition of Q

\* = This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the V<sub>OH</sub> specification.

## Absolute Maximum Ratings

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74ALS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Typical $\theta_{JA}$	
N Package	87.0°C/W
M Package	117.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter		DM74ALS74A			Units
			Min	Nom	Max	
$V_{CC}$	Supply Voltage		4.5	5	5.5	V
$V_{IH}$	High Level Input Voltage		2			V
$V_{IL}$	Low Level Input Voltage				0.8	V
$I_{OH}$	High Level Output Current				−0.4	mA
$I_{OL}$	Low Level Output Current				8	mA
$f_{CLK}$	Clock Frequency		0		34	MHz
$t_w(CLK)$	Width of Clock Pulse	High	14.5			ns
		Low	14.5			ns
$t_w$	Pulse Width Preset & Clear	Low	14.5			ns
$t_{SU}$	Data Setup Time	Data	15 ↑			ns
		PRE or CLR Inactive	10 ↑			
$t_H$	Data Hold Time		0 ↑			ns
$T_A$	Free Air Operating Temperature		0		70	°C

The (↑) arrow indicates the positive edge of the Clock is used for reference.

## Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{IK}$	Input Clamp Voltage	$V_{CC} = 4.5V$ , $I_I = -18\text{ mA}$			−1.5	V
$V_{OH}$	High Level Output Voltage	$I_{OH} = -0.4\text{ mA}$ $V_{CC} = 4.5V\text{ to }5.5V$	$V_{CC} - 2$			V
$V_{OL}$	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$ 74ALS $I_{OL} = 8\text{ mA}$		0.35	0.5	V
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = 5.5V$ , $V_{IH} = 7V$	Clock, D		0.1	mA
			Preset, Clear		0.2	
$I_{IH}$	High Level Input Current	$V_{CC} = 5.5V$ , $V_{IH} = 2.7V$	Clock, D		20	$\mu A$
			Preset, Clear		40	
$I_{IL}$	Low Level Input Current	$V_{CC} = 5.5V$ , $V_{IL} = 0.4V$	Clock, D		−0.2	mA
			Preset, Clear		−0.4	
$I_O$	Output Drive Current	$V_{CC} = 5.5V$ , $V_O = 2.25V$	−30		−112	mA
$I_{CC}$	Supply Current	$V_{CC} = 5.5V$ (Note 1)		2.4	4	mA

Note 1:  $I_{CC}$  is measured with D, CLK and PRESET grounded, then with D, CLK and CLEAR grounded.

Note 2:  $I_{IL}$  PRE and CLR pins not guaranteed to meet specifications with both PRE and CLK low.

**Note 1:** See Section 5 for test waveforms and output load.

The logic diagram shows a 4-bit shift register. It has three main inputs: PRESET, CLEAR, and CLOCK. The PRESET and CLEAR inputs are active-low, indicated by bubbles on their lines. The CLOCK input is a common clock signal for all flip-flops. The output of the register is labeled Q. The diagram uses four D-type flip-flops connected in a chain. The PRESET and CLEAR inputs are connected to the preset and clear pins of the first flip-flop. The CLOCK input is connected to the clock pin of the first flip-flop. The output of the first flip-flop is connected to the D input of the second flip-flop, and so on, forming a shift register structure.

TL/F/6109-2