77C 09178 DF75-11-0.



# HC-5510/11

#### Monolithic CODECs

#### Features

- Industry Standard Pinout
- Low Power switched capacitor CMOS
- Low Operation Power......45mW Typical
- Low Standby Power......1mW Typical
- ±5V Operation
- TTL Compatible Digital Interface
- Time Slot Assignment or Alternate Fixed Time Slot Modes
- Internal Precision Reference
- Internal Sample and Hold Capacitors
- Internal Auto-Zero Circuit
- HC-5510-μ-Law Coding With Signaling Capabilities that meet Bell D3/D4 specifications
- HC-5511-A-Law Coding with Signaling Capabilities that meet CCITT specifications
- Synchronous or Asynchronous Operation

#### Description


The HC-5510 and HC-5511 are monolithic PCM CODECs implemented with double-poly CMOS technology. The HC-5510 is intended for  $\mu$ -law applications and contains logic for  $\mu$ -law signaling insertion and extraction. The HC-5511 is intended for A-law applications.

Each device contains separate D/A and A/D circuitry, all necessary sample and hold capacitors, a precision voltage reference and internal auto-zero circuit. A serial control port allows an external controller to individually assign the PCM input and output ports to one of up to 32

#### **Applications**

- Pulse Code Modulation Coding and Decoding for Digital PBX and Central Office Telecommunications Switching Systems
- Analog to Digital Conversion in MODEMs and Multiplexers
- Data Acquisition Systems

time slots or to place the CODEC into a power-down mode. Alternately, the HC-5510/HC-5511 may be operated in a fixed time slot mode. Both devices are ideal for use with the HC-5512/12A/12C/12D monolithic PCM filters, which provide the input anti-aliasing function for the encoder, smooth the output of the decoder, and correct for the sin x/x distortion introduced by the decoder sample and hold output. All devices may be used with the Harris Family of Subscriber Line Interface Circuits (SLICs), including the HC-5502A, HC-5504 and HC-5508. Application Notes are available.



## Specifications HC-5510/11

## **ABSOLUTE MAXIMUM RATINGS**

Operating Temperature -25°C to +125°C
Storage Temperature -65°C to +150°C
VCC with Respect to GNDD 7V
VCC with Respect to VBB 14V
VBB with Respect to GNDD -7V
Voltage at Any Input or Output VBB -0.3V to VCC +0.3V
Lead Temperature (Soldering, 10 seconds) 300°C

DC ELECTRICAL CHARACTERISTICS Unless otherwise noted,  $T_A = 0^{\circ}C$  to  $75^{\circ}C$ ,  $V_{CC} = 5.0 \dot{V} \pm 5\%$ ,  $V_{BB} = -5.0 V \pm 5\%$ . Typical characteristics are specified at  $V_{CC} = 5.0 V$ ,  $V_{BB} = -5.0 V$  and  $T_A = 25^{\circ}C$ . All digital signals are referenced to GNDD. All analog signals are referenced to GNDA.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS	
DIGITAL	DIGITAL INTERFACE						
iį	II Input Current			10	μΑ	0 < VIN < VCC	
VIL	VIL Input Low Voltage			0.6	V		
VIH -	VIH Input High Voltage				V		
VOL	Output Low Voltage			0.4 0.4 0.4 0.4	V V V	DX, IgL = 4.0mA SIGR, IgL = 0.5mA TSX, IgL = 3.2mA, Open Drain PDN, IgL = 1.6mA	
VoH	Output High Voltage	2.4 2.4			V V	DX, IOH = 6mA SIGR, IOH = 0.6mA	
ANALOG	INTERFACE		<b></b>				
Zį	VF <sub>X</sub> Input Impedance when Sampling	2.0			kΩ	Resistance in Series with Approximately 70pF	
$z_0$	Output Impedance at VFR		10	20	Ω	-3.1V < VF <sub>R</sub> < 3.1V	
Vos	Output Offset Voltage at VFR	-25		25	mV	D <sub>R</sub> = PCM Zero Code, HC-5510 or Alternating ±1 Code, HC-5511	
IIN	Analog Input Bias Current	-0.1		0.1	μΑ	V <sub>IN</sub> = 0V	
R1 x C1	DC Blocking Time Constant	4.0			ms	·	
C1	DC Blocking Capacitor	0.1			μF		
R1	Input Bias Resistor			160	kΩ		
POWER D	POWER DISSIPATION						
Icco	Standby Current, VCC		0.1	0.4	mA		
1BB0	Standby Current, VBB		0.03	0.1	mA	•	
ICC1	ICC1 Operating Current, VCC		4.5	8.0	mA		
IBB1	Operating Current, VBB		4.5	8.0	mA		

1

## Specifications HC-5510/11

A.C. Electrical Characteristics

Unless otherwise noted, the analog input is a OdBm0, 1.02kHz sine wave. The digital input is a PCM bit stream generated by passing a OdBm0, 1.02kHz sine wave through an ideal encoder. All output levels are sin x/x corrected.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
	Absolute Level					The nominal OdBmO levels for the HC-5510 and HC-5511 are 1.520 Vrms and 1.525 Vrms respectively. The resulting nominal overload level is 3.096V peak for both devices. All gain measurements for the encode and decode portions of the HC-5510/HC-5511 are based on these nominal levels after the necessary sin x/x corrections are made.
GRA	Receive Gain, Absolute	-0.125		0.125	dB	T = 25°C, V <sub>CC</sub> =+5V,V <sub>BB</sub> = -5V
GRAT	Absolute Receive Gain Variation with Temperature	-0.05		0.05	dB	T = 0°C to 75°C
GRAV	Absolute Receive Gain Variation with Supply Voltage	-0.07		0.07	dB	V <sub>CC</sub> = 5V ±5%, V <sub>BB</sub> =-5V±5%
GXA	Transmit Gain, Absolute	-0.325		-0.075	dB	T = 25°C, VCC = 5V, VBB = -5V
GXAT	Absolute Transmit Gain Variation with Temperature	-0.05		0.05	dB	T = 0°C to 75°C
GXAV	Absolute Transmit Gain Variation with Supply Voltage	-0.07		0.07	dB	V <sub>CC</sub> = 5V ±5%, V <sub>BB</sub> = -5V ±5%
GRAL	Absolute Receive Gain Variation with Level	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB	CCITT Method 2 Relative to -10dBm0 OdBm0 to 3dBm0 -40dBm0 to 0dBm0 -50dBm0 to -40dBm0 -55dBm0 to -50dBm0
GXAL	Absolute Transmit Gain Variation with Level	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB	CCITT Method 2 Relative to -10dBm0 OdBm0 to 3dBm0 -40dBm0 to 0dBm0 -50dBm0 to -40dBm0 -55dBm0 to -50dBm0
S/D <sub>R</sub>	Receive Signal to Distortion Ratio	35 29 25			dBc dBc dBc	Sinusoidal Test Method Input Level -30dBm0 to 0dBm0 -40dBm0 -45dBm0
S/OX	Transmit Signal to Distortion Ratio	35 29 25			dBc dBc dBc	Sinusoidal Test Method Input Level -30dBm0 to 0dBm0 -40dBm0 -45dBm0
NR	Receive Idle Channel Noise				]	DR = Steady State PCM Code
				6 -84	dBnrc0 dBmOp	HC-5510 HC-5511
NX	Transmit Idle Channel Noise			13 -67	dBrnc0 dRm0p	HC-5510, VF <sub>X</sub> = 0V (no signaling) HC-5511, VF <sub>X</sub> = 0V
HDR	Receive Harmonic Distortion			-47	dB	2nd or 3rd Harmonic
нох	Transmit Harmonic Distortion		L	-47	dB	2nd or 3rd Harmonic
PPSRR	Positive Power Supply Rejection, Receive	40			dB	DR = Steady PCM Code, VCC = 5.0VDC + 200mVrms, f = 1.02kHz
PPSRX	Positive Power Supply Rejection, Transmit	50			dB	Input Level = 0V, VCC = 5.0VDC + 200mVrms, f = 1.02kHz
NPSRR	Negative Power Supply Rejection, Receive	45			dB	DR = Steady PCM Code, VBB = -5.0VDC +200mVrms, f = 1.02kHz
NPSRX	Negative Power Supply Rejection Transmit	50	ļ	<u></u>	dB	input Level = OV , VBB = -5.0VDC + 200mVrms, f = 1.02kHz
CTXR	Transmit to Receive Crosstalk		<u> </u>	-75	dB	D <sub>R</sub> = Steady PCM Code
CTRX	Receive to Transmit Crosstalk			-70 -65	dB dB	Transmit Input Level = 0V HC-5510 HC-5511

## Specifications HC-5510/11

## **Timing Specifications**

Unless otherwise noted,  $T_A = 0^{\circ}C$  to  $75^{\circ}C$ ,  $V_{CC} = 5.0 \pm 5\%$ ,  $V_{BB} = -5.0 \pm 5\%$ . All digital signals are referenced to GNDD and measured at  $V_{IL}$  and  $V_{IH}$  levels as indicated in the timing waveforms.


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
tPC	Period of Clock	485			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tRC, tFC	Rise and Fall Time of Clock			30	ns	CLKC, CLKR, CLKX
†WCH	Width of Clock High	165			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tWCL	Width of Clock Low	165			ns	CLK <sub>C</sub> , CLK <sub>R</sub> , CLK <sub>X</sub>
tA/D	A/D Conversion Time			16	Time Slots	From End of Encoder Time Slot to Completion of Conversion
tD/A	D/A Conversion Time			2	Time Slots	From End of Decoder Time Slot to Transition of $VF_R$
tsoc	Set-Up Time, Dc to CLKc	100	-	•	ns	
tHDC	Hold Time, CLKC to DC	100			ns	
tsfc	Set-Up Time,FSX or CLKX	100			ns	
tHFX	Hold Time, CLK <sub>X</sub> to FS <sub>X</sub>	100			ns	
tozx	Delay Time to Enable Dx on TS Entry	25		125	ns	C <sub>L</sub> = 150pF
toox	Delay Time, CLKX to DX			125	ns	C <sub>L</sub> = 150pF
tDXZ	Delay Time, D <sub>X</sub> to High Impedance State on TS Exit	50		165	ns	C <sub>L</sub> = OpF
tDTSL	Delay to TSχ Low	30		185	ns	0 ≤ C <sub>L</sub> ≤ 150pF
<sup>t</sup> DTSH	Delay to TSχ Off	30		185	ns	C <sub>L</sub> = OpF
tssx	Set-Up Time, SIGX to CLKX	100			ns	
tHSX	Hold Time, CLKX to SIGX	100			ns	
tsfr	Set-Up Time, FSR to CLKR	100			ns	** :
tHFR	Hold Time, CLKR to FSR	100	:		ns	
tsd r	tSDR Set-Up Time, DR to CLKR				ns	
tHDR	Hold Time, CLKR to DR	30			ns	
†DSR	Delay Time, CLKR to SIGR			300	ns	C <sub>L</sub> = 100pF

## HC-5510 Pin Assignments

PIN NO.	SYMBOL	~ DESCRIPTION			
1	SC1	Internally connected to GNDA.			
2	SC2	Connects VF <sub>X</sub> to an external sample / hold capacitor if fitted for use with pin compatible NMOS CODEC. Insures gain compatibility.			
3	VFX	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.			
4	NC	Unused			
5	GNDA	Analog ground. All analog signals are referenced to this pin. Must be same potential as GNDD.			
6	SIGR	Receive signaling bit output. During receive signaling frames the least significant (last) bit shifted into DR is internally latched and appears at this output-SIGR will then remain valid until changed during a subsequent receive signaling frame or reset by a power-down command.			
7	NC	Unused			
8	DR	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into DR, most significant bit first, on the falling edge of CLKR.			
9	PDN	TTL output level which goes high when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.			
10	VFR	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15µs after the end of the decode time slot.			
11	NC	Unused			
12	NC	Unused			
13	GNDD	Digital ground. All digital levels are referenced to this pin. Must be same potential as GNDA.			
14	Σα	Serial PCM "Three-State" output from the encoder. During the encoder time slot, the PCM code for the previous sample of VFX is shifted out, most significant bit first, on the rising edge of CLKX.			
15	₹Ŝχ	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external "Three-State" bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other Τδχ outputs.			
16	Vcc	-5V (±5%) input.			
17	CLKR	Master decoder clock input used to shift in the PCM data on DR and to operate the decoder sequencer.  May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLKX or CLKC.			
18	FSR	Decoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLKR cycle wide. Extending the width of FSR to two or more cycles of CLKR signifies a receive signaling frame.			
19	CLKX	Master encoder clock input used to shift out the PCM data on DX and to operate the encoder sequencer.  May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLKR or CLKC.			
20	FSX	Encoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLKX c wide. Extending the width of FSX to two or more cycles of CLKX signifies a transmit signaling fram			
21	SIGX	Transmit signaling input. During a transmit signaling frame, the signal at SIG $\chi$ is shifted out of D $\chi$ in place of the least significant (last) bit of PCM data.			
22	V <sub>BB</sub>	-5V (±5%) input.			
23	DC	Serial control data input. Serial data on DC is shifted into the CODEC on the falling edge of CLKC. In the fixed time slot mode, DC doubles as a power-down input.			
24	CLKC	Control clock input used to shift serial control data into Dc. CLKc must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary.  CLKc need not be synchronous with CLKx or CLKg. Connecting CLKc continuously high places the HC-5510/HC-5511 into the fixed time slot mode.			

## HC-5511 Pin Assignments

	PIN NO.	SYMBOL	DESCRIPTION					
	1	SC1	Internally connected to GNDA.					
	2	SC2	Connects VF $\chi$ to an external sample / hold capacitor if fitted for use with pin compatible NMOS CODEC. Insures gain compatibility.					
	3	VFX	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.					
	4	NC	Unused					
	5	GNDA	Analog ground. All analog signals are referenced to this pin. Must be same potential as GNDD.					
8	6	NC	Unused					
	7	DR	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into DR, most significant bit first, on the falling edge of CLKR.					
	8	PDN	Open drain output which turns off when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel. Can be wire ANDed with other PDN outputs.					
	9	VFR	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15µs after the end of the decode time slot.					
	10	NC	Unused					
	11	NC	Unused					
	12	GNDD	Digital ground. All digital levels are referenced to this pin. Must be same potential as GNDA.					
	<b>13</b> .	DX  Serial PCM "Three-State" output from the encoder. During the encoder time slot, the the previous sample of VFX is shifted out, most significant bit first, on the rising edge						
	14 TS <sub>X</sub>		Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external "Three-State" bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other TSχ outputs.					
	15	Vcc	5V (±5%) input.					
	16	CLKR	Master decoder clock input used to shift in the PCM data on DR and to operate the decoder sequencer. May operate at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLKX or CLKC.					
	17	FSR	Decoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLKR cycle wide.					
	18	CLKX	Master encoder clock input used to shift out the PCM data on DX and to operate the encoder sequencer.  May operate at 1.536MHz, 1.544MHz, or 2.048MHz. May be asynchronous with CLKR or CLKC.					
	19	FSX	Encoder frame sync pulse. Normally occurring at an 8kHz rate, this pulse is nominally one CLKX cycle wide.					
	20	VBB	-5V (±5%) input.					
	21	DC	Serial control data input. Serial data on DC is shifted into the CODEC on the falling edge of CLKC. In the fixed time slot mode, DC doubles as a power-down input.					
	22	CLKC	Control clock input used to shift serial control data into DC. CLKC must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary.  CLKC need not be synchronous with CLKX or CLKR. Connecting CLKC continuously high places the HC-5510/HC-5511 into the fixed time slot mode.					



### Functional Description

302271 HARRIS SEMICOND SECTOR

#### Power-Up

Upon application of power, internal circuitry initializes the CODEC and places it into the power-down mode. No sequencing of 5V or -5V is required. In the power-down mode, all nonessential circuits are deactivated, the "Three-State" PCM data output Dx is placed in the high impedance state and the receive signaling output of the HC-5510, SIGR, is reset to logical zero. Once in the power-down mode, the method of activating the HC-5510/5511 depends on the chosen mode of operation, time slot assignment or fixed time slot.

#### Time Slot Assignment Mode

The time slot assignment mode of operation is selected by maintaining CLKC in a normally low state. The state of the CODEC is updated by pulsing CLKC eight times within a period of 125  $\mu s$  or less. The falling edge of each clock pulse shifts the data on the Dc input into the CODEC. The first two control bits determine if the subsequent control bits B3-B8 are to specify the time slot for the encoder (B1 = 0), the decoder (B2 = 0) or both (B1 and B2 = 0) or if the CODEC is to be placed into the power-down mode (B1 and B2 = 1). The desired action will take place upon the occurrence of the second frame sync pulse following the first pulse of CLKC. Assigning a time slot to either the encoder or decoder will automatically powerup the entire CODEC circuit. The Dx output and DR input, however, will be inhibited for one additional frame to allow the analog circuitry time to stabilize. If separate time slots are to be assigned to the encoder and the decoder, the encoder time slot should be assigned first. This is necessary because up to four frames are required to assign both time slots separately, but only three frames are necessary to activate the Dx output. If the encode time slot has not been updated the PCM data will appear at the output pin during the previously assigned time slot which may now be assigned to another CODEC.

#### **Fixed Time Slot Mode**

There are several ways in which the HC-5510/5511 may operate in the fixed time slot mode. The first and easiest method is to leave CLKC disconnected or to connect CLKC to VCC. In this situation, Dc behaves as a power-down input. When DC goes low, both encode and decode time slots are set to one on the second subsequent frame sync pulse. Time slot one corresponds to the eight CLKx or CLKR cycles starting one cycle from the nominal leading edge of FSX or FSR respectively. As in the time slot assignment mode, the Dx output is inhibited for one additional frame after the circuit is powered up. A logical "1" on DC powers the CODEC down on the second subsequent FSx pulse.

A second fixed time slot method is to operate CLKC continulously. Placing a "1" on DC will then cause the serial control register to fill up with ones. With B1 and B2 equal to "1" the CODEC will power-down. Placing a "0" on DC will cause the serial control register to fill up with zeroes, assigning time slot one to both the encoder and decoder and powering up the device. One important restriction with this method of operation is that the rising transition of Dr. must occur at least 8 cycles of CLKC prior to FSx. If this restriction is not followed, it is possible that on the frame prior to power-down, the encoder

could be assigned to an incorrect time slot (e.g., 1, 3, 7, 15 or 31), resulting in a possible PCM bus conflict.

77C 09185

#### **Serial Control Port**

When the HC-5510/HC-5511 is operated in the time slot assignment mode or the fixed time slot mode with continuous clock, the data on DC is shifted into the serial control register, bit 1 first. In the time slot assignment mode, depending on B1 and B2, the data in the RCV or XMT time slot registers is updated at the second FSR or FSX pulse after the first CLKC pulse, or the CODEC is powered down. In the continuous clock fixed time slot mode, the CODEC is powered up or down at every second FSR or FSX pulse. The control register data is interpreted as follows:

В1	B2	ACTION						
0	0	Assign Time Slot to Encoder and Decoder Assign Time Slot to Encoder						
1	0	Assign Time Slot to Decoder						
1	1	Power-Down CODEC						
В3	В4	B5 B6 B7 B8 TIME SLOT						
0	0	0	0	0	0	1		
0	0	0	0	0	1	2		
0	0	0	0	1	0	3		
0	0	0	0	1	1	4		
	•							
:	:	:		:	:	<u>.</u>		
1 1	1	1	1	1	Ð	63		
1	1	1	1	1	1	64		

During the power-down command, bits 3 through 8 are ignored. Note that with 64 possible time slot assignments it is frequently possible to assign a time slot which does not exist. This can be useful to disable an encoder or decoder without powering down the CODEC.

#### Signaling

The HC-5510  $\mu$ -law CODEC contains circuitry to insert and extract signaling information for the PCM data. The transmit signaling frame is signified by widening the FSX pulse from one cycle of CLKx to two or more cycles.

When this occurs, the data present on the SIGx input at the eighth clock pulse of the encode time slot is inserted into the last bit of the PCM data stream. A receive signaling frame is indicated in a similar fashion by widening the FSR pulse to two or more cycles of CLKR.

During a receive signaling frame, the last PCM bit shifted in is latched into a flip-flop and appears at the SIGR output. This output will remain unchanged until the next signaling frame, until a power-down is executed or until power is removed from the device. Since the least significant bit of the PCM data is lost during a signaling frame, the decoder interprets the bit as a "1/2" (i.e., half way between a "0" and a "1"). This minimizes the noise and distortion due to the signaling.

TELECOM-MUNICATIONS

## Functional Description (Continued)

#### **Encoding Delay**

The encoding process begins immediately at the end of the encode time slot and is concluded no later than 17 time slots later. In normal applications, this PCM data is not shifted out until the next time slot 125  $\mu$ s later, resulting in an encoding delay of 125 $\mu$ s. In some applications it is possible to operate the CODEC at a higher frame rate to reduce this delay. With a 2.048MHz clock, the FS $\chi$  rate could be increased to 15kHz, reducing the delay from 125 $\mu$ s to 67 $\mu$ s.

#### **Decoding Delay**


The decoding process begins immediately after the end of the decoder time slot. The output of the decoder sample and

hold amplifier is updated 28 CLKp cycles later. The decoding delay is therefore approximately 28 clock cycles plus one half of a frame time or  $81\mu s$  for a 1.544MHz system with an 8kHz frame rate or  $76\mu s$  for a 2.048MHz system with an 8kHz frame rate. Again, for some applications the frame rate could be increased to reduce this delay.

#### Typical Application

A typical application of the HC-5510/11 used in conjunction with the HC-5512/12A PCM filter is shown. The values of resistor R1 and DC blocking capacitor C1, are noncritical. The capacitor value should exceed 0.1  $\mu$  F, R1 should be less than 160k  $\Omega$  , and the product R1 x C1 should exceed 4ms.

## Typical Application



The power supply decoupling capacitors should be  $0.1\mu F$ . In order to take advantage of the excellent noise performance of the HC-5510/HC5511/HC-5512, care must be taken in board layout to prevent coupling of digital noise into the sensitive analog lines. The above application is configured for a fixed time slot mode of operation.

- \* The external sample/hold capacitor required for use with pin-compatible NMOS CODECs introduces attenuation due to the capacitive divider formed with C1. The SC pins connect VF $\chi$  to this sample/hold capacitor (via a 300  $\Omega$  resistor) to ensure gain compatibility. The HC-5510/11 itself does not require an external sample/hold capacitor.
- \*\* For use with Monolithic Slics, such as HC-5502A, HC-5504 and HC-5508. The output may be taken directly at VFRO.