



128K X24F128 16K x 8 Bit

## 2-Wire SerialFlash with Block Lock™ Protection

#### **FEATURES**

- 1.8V to 3.6V or 5V "Univolt" Read and Program Power Supply Versions
- Low Power CMOS
  - -Active Read Current Less Than 1mA
  - —Active Program Current Less Than 3mA
  - -Standby Current Less Than 1µA
- 100KHz 2-Wire Serial Interface
- Internally Organized 16K x 8
- 32 Byte Sector Program Mode
  - -Minimizes Total Program Time Per Byte
- Programmable Block Lock Protection
  - —Block Lock (0, 1/4, 1/2, or all of SerialFlash)
  - -Software Program Protection
  - -Programmable Hardware Program Protect
- Bidirectional Data Transfer Protocol
- Self-Timed Program Cycle
  - —Typical Program Cycle Time of 5ms
- High Reliability
  - -Endurance: 100,000 Cycles
  - -Data Retention: 100 Years
- Available Packages
  - -8-Lead DIP
  - —16-Lead SOIC


#### **DESCRIPTION**

The X24F128 is a CMOS SerialFlash Memory, internally organized 16K x 8. The device features a serial interface and software protocol allowing operation on a simple two wire bus.

Three device select inputs  $(S_0-S_2)$  allow up to eight devices to share a common two wire bus.

A Program Protect Register at the address location FFFFh provides three program protection features: Software Program Protect, Block Lock Protect, and Hardware Program Protect. The Software Program Protect feature prevents any nonvolatile writes to the device until the PEL bit in the Program Protect Register is set. The Block Lock Protection feature allows the user to individually block protect four blocks of the array by programming two bits in the Program Protect Register. The Programmable Hardware Program Protect feature allows the user to install the device with PP tied to V<sub>CC</sub>, program the entire memory array in circuit, and then enable the hardware program protection by programming a PPEN bit in the Program Protect Register. After this, selected blocks of the array, including the Program Protect Register itself, are permanently protected from being erased.

## **FUNCTIONAL DIAGRAM**



©Xicor, 1995, 1996 Patents Pending 7012-0.5 8/7/96 T2/C0/D16 SH

Characteristics subject to change without notice

Xicor SerialFlash Memories are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

## **PIN DESCRIPTIONS**

## Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

## Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the Pull-up resistor selection graph at the end of this data sheet.

## Device Select (S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>)

The device select inputs  $(S_0, S_1, S_2)$  are used to set the first three bits of the 8-bit slave address. This allows up to eight devices to share a common bus. These inputs can be static or actively driven. If used statically they must be tied to  $V_{SS}$  or  $V_{CC}$  as appropriate. If actively driven, they must be driven with CMOS levels.

## **Program Protect (PP)**


The Program Protect input controls the Hardware Program Protect feature. When held LOW, hardware program protection is disabled and the device can be programmed normally. When this input is held HIGH, and the PPEN bit in the Program Protect Register is set HIGH, program protection is enabled, and nonvolatile writes are disabled to the selected blocks as well as the Program Protect Register itself.

## **PIN NAMES**

Symbol	Description
S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>	Device Select Inputs
SDA	Serial Data
SCL	Serial Clock
PP	Program Protect
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Supply Voltage
NC	No Connect

7012 FRM T01

## **PIN CONFIGURATION**



## **DEVICE OPERATION**

The device supports a bidirectional, bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers, and provide the clock for both transmit and receive operations. Therefore, the X24F128 will be considered a slave in all applications.

## **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

## **Start Condition**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Figure 1. Data Validity





Figure 2. Definition of Start and Stop



## **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.


## **Acknowledge**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The device will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a program operation have been selected, the device will respond with an acknowledge after the receipt of each subsequent byte.

In the read mode the device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continue to transmit data. If an acknowledge is not detected, the device will terminate further data transmissions. The master must then issue a stop condition to return the device to the standby power mode and place the device into a known state.

Figure 3. Acknowledge Response From Receiver



## **DEVICE ADDRESSING**


Following a start condition, the master must output the address of the slave it is accessing. The first four bits of the Slave Address Byte are the device type identifier bits. These must equal "1010". The next 3 bits are the device select bits  $S_0$ ,  $S_1$ , and  $S_2$ . This allows up to 8 devices to share a single bus. These bits are compared to the  $S_0$ ,  $S_1$ , and  $S_2$  device select input pins. The last bit of the Slave Address Byte defines the operation to be performed. When the  $R/\overline{W}$  bit is a one, then a read operation is selected. When it is zero then a program operation is selected. Refer to figure 4. After loading the Slave Address Byte from the SDA bus, the device compares the device type bits with the value "1010" and the device select bits with the status

of the device select input pins. If the compare is not successful, no acknowledge is output during the ninth clock cycle and the device returns to the standby mode.

The byte address is either supplied by the master or obtained from an internal counter, depending on the operation. When required, the master must supply the two Address Bytes as shown in figure 4.

The internal organization of the  $E^2$  array is 512 sectors by 32 bytes per sector. The sector address is partially contained in the Address Byte 1 and partially in bits 7 through 5 of the Address Byte 0. The specific byte address is contained in bits 4 through 0 of the Address Byte 0. Refer to figure 4.

Figure 4. Device Addressing




## PROGRAMMING OPERATIONS

## **Sector Program Operation**

The device executes a thirty-two byte sector program operation. For a sector program operation, the device requires the Slave Address Byte, Address Byte 1, and Address Byte 0. Address Byte 0 must contain the first byte of the sector to be programmed. Upon receipt of Address Byte 0, the device responds with an acknowledge, and waits for the first eight bits of data. After receiving the 8 bits of the first data byte, the device again responds with an acknowledge. The device will

respond with an acknowledge after the receipt of each of 31 more bytes. Each time the byte address is internally incremented by one, while the sector address remains constant. When the counter reaches the end of the sector, the master terminates the data loading by issuing a stop condition, which causes the device to begin the nonvolatile write cycle. All inputs are disabled until completion of the nonvolatile write cycle. The SDA pin is at high impedance. Refer to figure 5 for the address, acknowledge, and data transfer sequence.


Figure 5. Sector Program Sequence



## **Acknowledge Polling**

The maximum program cycle time can be significantly reduced using Acknowledge Polling. To initiate Acknowledge Polling, the master issues a start condition followed by the Slave Address Byte for a program or read operation. If the device is still busy with the nonvolatile write cycle, then no ACK will be returned. If the device has completed the nonvolatile write operation, an ACK will be returned and the host can then proceed with the read or program operation. Refer to figure 6.

Figure 6. Acknowledge Polling Sequence



#### **READ OPERATIONS**

Read operations are initiated in the same manner as program operations with the exception that the  $R/\overline{W}$  bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads, and Sequential Reads.


## **Current Address Read**

Internally, the device contains an address counter that maintains the address of the last byte read or programmed, incremented by one. After a read operation from the last address in the array, the counter will "roll over" to the first address in the array. After a program operation to the last address in a given sector, the counter will "roll over" to the first address of the same sector.

Upon receipt of the Slave Address Byte with the R/W bit set to one, the device issues an acknowledge and then transmits the byte at the current address. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a stop condition. Refer to figure 7 for the address, acknowledge, and data transfer sequence.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

Figure 7. Current Address Read Sequence



## Random Read

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the R/W bit set to one, the master must first perform a "Dummy" program operation. The master issues the start condition and the Slave Address Byte with the R/W bit low, receives an acknowledge, then issues Address Byte 1, receives another acknowledge, then issues Address Byte 0 containing the address of the byte to be read. After the device acknowledges receipt of Address Byte 0, the master issues another start condition and the Slave Address Byte with the R/W bit set to one. This is followed by an acknowledge and then eight bits of data from the device. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition. Refer to figure 8 for the address, acknowledge, and data transfer sequence.

The device will perform a similar operation called "Set Current Address" if a stop is issued instead of the second start shown in figure 9. The device will go into standby mode after the stop and all bus activity will be ignored until a start is detected. The effect of this oper-

ation is that the new address is loaded into the address counter, but no data is output by the device.

The next Current Address Read operation will read from the newly loaded address.

## Sequential Read

Sequential reads can be initiated as either a current address read or random read. The first byte is transmitted as with the other modes; however, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from address n+1. The address counter for read operations increments through all byte addresses, allowing the entire memory contents to be read during one operation. At the end of the address space the counter "rolls over" to address 0000h and the device continues to output data for each acknowledge received. Refer to figure 9 for the acknowledge and data transfer sequence.

Figure 8. Random Read Sequence





Figure 9. Sequential Read Sequence



## PROGRAM PROTECT REGISTER (PPR)

## **Register Program Operation**

The Program Protect Register can only be modified by programming one data byte directly to the address FFFFh as described below.

The data byte must contain zeroes where indicated in the procedural descriptions below; otherwise the operation will not be performed. Only one data byte is allowed for each Register Program Operation. The part will not acknowledge any data bytes after the first byte is entered. The user then has to issue a stop to initiate the nonvolatile write cycle that programs BL0, BL1, and PPEN to the nonvolatile bits. A stop must also be issued after volatile register program operations to put the device into Standby.

The state of the Program Protect Register can be read by performing a random read at FFFFh at any time. The part will reset itself after the first byte is read. The master should supply a stop condition to be consistent with the protocol. After the read, the address counter contains 0000h.

## Program Protect Register: PPR (ADDR = FFFF<sub>h</sub>)

7	6	5	4	3	2	1	0
PPEN	0	0	BL1	BL0	RPEL	PEL	0

## PEL: Program Enable Latch (Volatile)

0 = PEL reset, programming disabled.

1 = PEL set, programming enabled.

## **RPEL: Register Program Enable Latch (Volatile)**

0 = RPEL reset, programs to the Program Protect Register disabled.

1 = RPEL set, programs to the Program Protect Register enabled.

## **BL0, BL1: Block Lock Protect Bits (Nonvolatile)**

The Block Lock Protect Bits, BL0 and BL1, determine which blocks of the array are protected. A program to a protected block of memory is ignored, but will receive an acknowledge. The master must issue a stop to put the part into standby, just as it would for a valid program; but the stop will not initiate an internal nonvolatile write cycle. See figure 10.

## PPEN: Program Protect Enable Bit (Nonvolatile)

The Program Protect (PP) pin and the Program Protect Enable (PPEN) bit in the Program Protect control the Programmable Hardware Program Protection feature. Hardware Program Protection is enabled when the PP pin is HIGH and the PPEN bit is HIGH, and disabled when either the PP pin is LOW or the PPEN bit is LOW. When the chip is Hardware Program Protected, nonvolatile writes are disabled to the Program Protect Register, including the Block Lock Protect bits and the PPEN bit itself, as well as to the Block Lock protected sections in the memory array. Only the sections of the memory array that are not Block Lock protected, and the volatile bits PEL and RPEL, can be programmed. Note that since the PPEN bit is program protected, it cannot be changed back to a LOW state; so program protection is enabled as long as the PP pin is held HIGH. Figure 11 defines the program protect status for each combination of PPEN and PP.

## **Unused Bit Positions**

Bits 0, 5 & 6 are not used. All programs to the PPR must have zeros in these bit positions. The data byte output during a PPR read will contain zeros in these bits

## Programming the PEL and RPEL bits

PEL and RPEL are volatile latches that power up in the LOW (disabled) state. While the PEL bit is LOW, program operations to any address other than FFFFh will be ignored (no acknowledge will be issued after the data byte). The PEL bit is set by programming 00000010 to address FFFFh. Once set, PEL remains HIGH until either it is reset to 0 (by programming 00000000 to FFFFh) or until power cycles. Programming PEL and RPEL does not cause a nonvolatile write cycle, so the device is ready for the next operation immediately after the stop condition.

The RPEL bit controls programming to the Block Lock Protect bits, BL0 and BL1, and the PPEN bit. If RPEL is 0 then no programming operations can be performed on BL0, BL1, or PPEN. RPEL is reset when power cycles or after any nonvolatile write, including those to the Block Lock Protect bits, the PPEN bit, or any sector in the memory array. RPEL must be reset before PEL can be reset. RPEL and PEL cannot be reset in one program operation. RPEL can also be reset by programming u00xy010 to FFFFh ONLY when the PPR is NOT protected. This is the same operation as in step 3 described below, and will result

## X24F128

## Programming to the BL and PPEN Bits

A 3 step sequence is required to change the nonvolatile Block Lock Protect or Program Protect Enable bits:

- 1) Set PEL=1, Program 00000010 to address FFFFh (Volatile Write Cycle.)
- 2) Set RPEL=1, Program 00000110 to address FFFFh (Volatile Write Cycle.)
- **3)** Set BL1, BL0, and/or PPEN bits, Program u00xy010 to address FFFFh, where u=PPEN, x=BL1, and y=BL0. (Nonvolatile Write Cycle.)

The three step sequence was created to make it difficult to change the contents of the Program Protect Register accidentally. If PEL was set to one by a previous register program operation, the user may start at step 2. RPEL is reset to zero in step 3 so that user is required to perform steps 2 and 3 to make another change. RPEL must be 0 in step 3. If the RPEL bit in the data byte for step 3 is a one, then no changes are made to the Program Protect Register and the device remains at step 2.

The PP pin must be LOW or the PPEN bit must be LOW before a nonvolatile register program operation is initiated. Otherwise, the program operation will abort and the device will go into standby mode after the master issues the stop condition in step 3.

Step 3 is a nonvolatile write operation, requiring 10mS max to complete (acknowledge polling may be used to reduce this time requirement). It should be noted that step 3 MUST end with a stop condition. If a start condition is issued during or at the end of step 3 (instead of a stop condition) the device will abort the nonvolatile register program and remain at step 2. If the operation is aborted with a start condition, the master must issue a stop to put the device into standby mode.

Figure 10. Block Lock Protect Bits and Protected Addresses

DIA	DI O	Protected Addresses	Away I a action
BL1	BL0	X24F128	Array Location
0	0	None	No Protect
0	1	3000h - 3FFFh	Upper 1/4
1	0	2000h - 3FFFh	Upper 1/2
1	1	0000h - 3FFFh	Full Array

Figure 11. PP Pin and PPEN Bit Functionality

7012 FRM T02

PP	PPEN	Memory Array Not Lock Block Protected	Memory Array Block Lock Protected	Block Lock Bits	PPEN Bit
0	Х	Programmable	Protected	Programmable	Programmable
Х	0	Programmable	Protected	Programmable	Programmable
1	1	Programmable	Protected	Protected	Protected

7012 FRM T03

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature under Bias	
X24F128	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to V <sub>SS</sub>	1V to +7V
D.C. Output Current	5mA
Lead Temperature	
(Soldering, 10 seconds)	300°C

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Extended	–20°C	+85°C

Supply Voltage	Limits
X24F128	1.8V to 3.6V
X24F128-5	4.5V to 5.5V

7012 FRM T05

## D.C. OPERATING CHARACTERISTICS

		Limits			
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Read)		1	mA	SCL = V <sub>CC</sub> X 0.1/V <sub>CC</sub> X 0.9 Levels
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program)		3	mA	@ 100KHz, SDA = Open, All Other Inputs = V <sub>SS</sub> or V <sub>CC</sub> - 0.3V
I <sub>SB1</sub> <sup>(1)</sup>	V <sub>CC</sub> Standby Current		10	μА	$\begin{aligned} & \text{SCL} = \text{SDA} = \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{All Other Inputs} = \text{V}_{\text{SS}} \text{ or V}_{\text{CC}} - 0.3\text{V}, \\ & \text{V}_{\text{CC}} = 5\text{V} \pm 10\% \end{aligned}$
I <sub>SB2</sub> <sup>(1)</sup>	V <sub>CC</sub> Standby Current		1	μА	$SCL = SDA = V_{CC} - 0.1V,$ All Other Inputs = $V_{SS}$ or $V_{CC} - 0.1V,$ $V_{CC} = 1.8V$
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(2)</sup>	Input LOW Voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(2)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 3mA
V <sub>hys</sub> <sup>(3)</sup>	Hysteresis of Schmitt Trigger Inputs	V <sub>CC</sub> x 0.05		V	

7012 FRM T04

7012 FRM T06.1

## **CAPACITANCE** $T_A = +25^{\circ}C$ , f = 1MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Units	Test Conditions
C <sub>I/O</sub> (3)	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(3)</sup>	Input Capacitance (S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> , SCL, PP)	6	pF	$V_{IN} = 0V$

7012 FRM T07

- **Notes:** (1) Must perform a stop command prior to measurement.
  - (2) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not 100% tested.
  - (3) This parameter is periodically sampled and not 100% tested.


## X24F128

## **A.C. CONDITIONS OF TEST**

Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Levels	V <sub>CC</sub> X 0.5

7012 FRM T08

## **EQUIVALENT A.C. LOAD CIRCUIT**



# **A.C. OPERATING CHARACTERISTICS** (Over the recommended operating conditions, unless otherwise specified.) **Read & Program Cycle Limits**

Symbol	Parameter	Min.	Max.	Units
f <sub>SCL</sub>	SCL Clock Frequency	0	100	KHz
T <sub>I</sub>	Noise Suppression Time Constant at SCL, SDA Inputs	50	100	ns
t <sub>AA</sub>	SCL LOW to SDA Data Out Valid	0.3	3.5	μs
t <sub>BUF</sub>	Time the Bus Must Be Free Before a New Transmission Can Start	4.7		μs
t <sub>HD:STA</sub>	Start Condition Hold Time	4		μs
t <sub>LOW</sub>	Clock LOW Period	4.7		μs
t <sub>HIGH</sub>	Clock HIGH Period	4		μs
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		ns
t <sub>R</sub>	SDA and SCL Rise Time		1	μs
t <sub>F</sub>	SDA and SCL Fall Time		300	ns
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.7		μs
t <sub>DH</sub>	Data Out Hold Time	300		ns

7012 FRM T09


## POWER-UP TIMING(4)

Symbol	Parameter	Max.	Units
t <sub>PUR</sub>	Power-up to Read Operation	1	ms
t <sub>PUW</sub>	Power-up to Write Operation	5	ms

7012 FRM T10

**Notes:** (4) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

## **Bus Timing**



## **Program Cycle Limits**

Symbol	Parameter	Min.	Typ. <sup>(5)</sup>	Max.	Units
T <sub>WR</sub> <sup>(6)</sup>	Program Cycle Time		5	10	ms


7012 FRM T11

Notes: (5) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage (5V).


(6) t<sub>WR</sub> is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the nonvolatile write operation.

The program cycle time is the time from a valid stop condition of a program sequence to the end of the internal erase/program cycle. During the program cycle, the X24F128 bus interface circuits are disabled, SDA is allowed to remain HIGH, and the device does not respond to its slave address.


## **Bus Timing**



## **Guidelines for Calculating Typical Values of Bus Pull-Up Resistors**





## **SYMBOL TABLE**




## **PACKAGING INFORMATION**

## 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P








## NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F01

## **PACKAGING INFORMATION**


## 16-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S




## NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F26

## ORDERING INFORMATION



## **Part Mark Convention**



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

## U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

## LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**NOTES** 

## **U.S. SALES OFFICES**

**Corporate Office** 

Xicor Inc.

1511 Buckeye Drive Milpitas, CA 95035 Phone: 408/432-8888 Fax: 408/432-0640

E-mail: info@smtpgate.xicor.com

**Northeast Region** 

Xicor Inc.

1344 Main Street Waltham, MA 02154 Phone: 617/899-5510 Fax: 617/899-6808

E-mail: xicor-ne@smtpgate.xicor.com

**Southeast Region** 

Xicor Inc.

100 E. Sybelia Ave.

Suite 355

Maitland, FL 32751 Phone: 407/740-8282 Fax: 407/740-8602

E-mail: xicor-se@smtpgate.xicor.com

Mid-Atlantic Region

Xicor Inc. 50 North Street Danbury, CT 06810 Phone: 203/743-1701 Fax: 203/794-9501

E-mail: xicor-ma@smtpgate.xicor.com

**North Central Region** 

Xicor Inc.

810 South Bartlett Road

Suite 103

Streamwood, IL 60107 Phone: 708/372-3200 Fax: 708/372-3210

E-mail: xicor-nc@smtpgate.xicor.com

**South Central Region** 

Xicor Inc.

11884 Greenville Ave.

Suite 102

Dallas, TX 75243 Phone: 214/669-2022 Fax: 214/644-5835

E-mail: xicor-sc@smtpgate.xicor.com

**Southwest Region** 

Xicor Inc.

4100 Newport Place Drive

Suite 710

Newport Beach, CA 92660 Phone: 714/752-8700 Fax: 714/752-8634

E-mail: xicor-sw@smtpgate.xicor.com

**Northwest Region** 

Xicor Inc.

2700 Augustine Drive

Suite 219

Santa Clara, CA 95054 Phone: 408/292-2011 Fax: 408/980-9478

E-mail: xicor-nw@smtpgate.xicor.com

## **INTERNATIONAL SALES OFFICES**

## **EUROPE**

## **Northern Europe**

Xicor Ltd.

**Grant Thornton House** 

Witan Way
Witney

Oxford OX8 6FE

UK

Phone: (44) 1933.700544 Fax: (44) 1933.700533

E-mail: xicor-uk@smtpgate.xicor.com

## **Central Europe**

Xicor GmbH

Technopark Neukeferloh Bretonischer Ring 15

85630 Grasbrunn bei Muenchen

Germany

Phone: (49) 8946.10080 Fax: (49) 8946.05472

E-mail: xicor-gm@smtpgate.xicor.com

## ASIA/PACIFIC

## Japan

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku

Tokyo 160, Japan Phone: (81) 3322.52004 Fax: (81) 3322.52319

E-mail: xicor-jp@smtpgate.xicor.com

## Mainland China Taiwan/Hong Kong

Xicor Inc.

4100 Newport Place Drive

Suite 710

Newport Beach, CA 92660 Phone: 714/752-8700 Fax: 714/752-8634

E-mail: xicor-sw@smtpgate.xicor.com

## Singapore/Malaysia/India

Xicor Inc.

2700 Augustine Drive

Suite 219

Santa Clara, CA 95054 Phone: 408/292-2011 Fax: 408/980-9478

E-mail: xicor-nw@smtpgate.xicor.com

## Korea

Xicor Korea

27th Fl., Korea World Trade Ctr.

159, Samsung-dong Kangnam Ku

Seoul 135-729 Korea

Phone: (82) 2551.2750 Fax: (82) 2551.2710

E-mail: xicor-ka@smtpgate.xicor.com

() = Country Code

## Xicor product information is available at:

## http://www.xicor.com