16-bit Proprietary Microcontroller смоз

F²MC-16LX MB90570 Series

MB90573/574/574C/F574/F574A/V570/V570A

DESCRIPTION


The MB90570 series is a general-purpose 16-bit microcontroller developed and designed by Fujitsu for process control applications in consumer products that require high-speed real time processing. It contains an I²C^{*2} bus interface that allows inter-equipment communication to be implemented readily. This product is well adapted to car audio equipment, VTR systems, and other equipment and systems.

The instruction set of F²MC-16LX CPU core inherits AT architecture of F²MC^{*1} family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90570 series has peripheral resources of an 8/10-bit A/D converter, an 8-bit D/A converter, UART (SCI), an extended I/O serial interface, an 8/16-bit up/down counter/timer, an 8/16-bit PPG timer, I/O timer (a 16-bit free run timer, an input capture (ICU), an output compare (OCU)).

- *1: F²MC stands for FUJITSU Flexible Microcontroller.
- *2: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

PACKAGE





■ FEATURES

| • | Clock | |
|---|--|---------------|
| | Embedded PLL clock multiplication circuit | |
| | Operating clock (PLL clock) can be selected from 1/2 to 4× oscillation (at oscillation of 4 MHz, 4 MHz | z to 16 MHz). |
| | Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, 4× PLL clock, operation at | Vcc of 5.0 V) |
| ٠ | Maximum memory space | |
| | 16 Mbytes | |
| • | Instruction set optimized for controller applications | |
| | Rich data types (bit, byte, word, long word) | |
| | Rich addressing mode (23 types) | |
| | Enhanced signed multiplication/division instruction and RETI instruction functions | |
| | Enhanced precision calculation realized by the 32-bit accumulator | |
| ٠ | Instruction set designed for high level language (C) and multi-task operations | |
| | Adoption of system stack pointer | |
| | Enhanced pointer indirect instructions | |
| | Barrel shift instructions | |
| • | Program patch function (for two address pointers) | |
| ٠ | Enhanced execution speed | |
| | 4-byte instruction queue | |
| ٠ | Enhanced interrupt function | |
| | 8 levels, 34 factors | |
| • | Automatic data transmission function independent of CPU operation | |
| | Extended intelligent I/O service function (El ² OS): Up to 16 channels | |
| ٠ | Embedded ROM size and types | |
| | Mask ROM: 128 kbytes/256 kbytes | |
| | Flash ROM: 256 kbytes | |
| | Embedded RAM size:6 kbytes/10 kbytes (mask ROM) | |
| | 10 kbytes (flash memory) | |
| | 10 kbytes (evaluation device) | |
| • | Low-power consumption (standby) mode | |
| | Sleep mode (mode in which CPU operating clock is stopped) | |
| | Stop mode (mode in which oscillation is stopped) | |
| | CPU intermittent operation mode | |
| | Hardware standby mode | |
| • | Process | |
| | CMOS technology | |
| • | I/O port | |
| | General-purpose I/O ports (CMOS): 63 ports | |
| | General-purpose I/O ports (with pull-up resistors): 24 ports | |
| | General-purpose I/O ports (open-drain): 10 ports | |
| | Total: 97 ports | |
| • | Timer | |
| | Timebase timer/watchdog timer: 1 channel | |
| | 8/16-bit PPG timer: 8-bit × 2 channels or 16-bit × 1 channel | |
| • | 8/16-bit up/down counter/timer: 1 channel (8-bit \times 2 channels) | |
| | | (Continued) |

| • | <i>ntinued)</i> • 16-bit I/O timer | |
|-------|---|---|
| | 16-bit free run timer: | 1 channel |
| | Input capture (ICU): | Generates an interrupt request by latching a 16-bit free run timer counter value upon |
| | | detection of an edge input to the pin. |
| | Output compare (OCU) | : Generates an interrupt request and reverse the output level upon detection of a match |
| | | between the 16-bit free run timer counter value and the compare setting value. |
| | Extended I/O serial interview. | |
| | I²C interface (1 channe) | |
| | Serial I/O port for supp | , |
| | | • |
| et4U. | UARTO (SCI), UART1 (| |
| | With full-duplex double | |
| | - | r clock synchronized transmission can be selectively used. |
| | DTP/external interrupt | |
| | • | xtended intelligent I/O service (EI ² OS) and generating an external interrupt triggered |
| | by an external input. | |
| • | Delayed interrupt gene | |
| | | request for switching tasks. |
| • | 8/10-bit A/D converter | (8 channels) |
| | 8/10-bit resolution | |
| | Starting by an external | |
| | Conversion time: 26.3 µ | |
| • | | sed on the R-2R system) |
| | 8-bit resolution: 2 chan | nels (independent) |
| | Setup time: 12.5 µs | |
| • | Clock timer: 1 channel | |
| | | |

- Chip select output (8 channels) An active level can be set.
- Clock output function

■ PRODUCT LINEUP

| Part number | | MB90573 | MB90574/C | MB90F574/A | MB90V570/A | |
|------------------------------------|----------------------------|--|---|---|--------------------|--|
| Classification | | Mask ROI | M products | Flash ROM products | Evaluation product | |
| ROM size | | 128 kbytes | - | kbytes | None | |
| RAM size | | 6 kbytes | | 10 kbytes | | |
| CPU functions | 5 | | Instruction bit le Instruction lengt Data bit length: execution time: 62.5 | f instructions: 340 ngth: 8 bits, 16 bits h: 1 byte to 7 bytes 1 bit, 8 bits, 16 bits ns (at machine clock o achine clock of 16 MH | , | |
| Ports | | Gen | eral-purpose I/O por al-purpose I/O ports | ports (CMOS output): 6 ts (with pull-up resistor (N-ch open-drain outp tal: 97 | r): 24 | |
| UART0 (SCI), | UART1 (SCI) | Clock synchronized transmission (62.5 kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection. | | | | |
| 8/10-bit A/D c | onverter | Resolution: 8/10-bit Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly) | | | | |
| 8/16-bit PPG t | timer | Number of channels: 1 (or 8-bit \times 2 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 μ s (at oscillation of 4 MHz, machine clock of 16 MHz) | | | | |
| 8/16-bit up/down counter/ timer | | Number of channels: 1 (or 8-bit × 2 channels) Event input: 6 channels 8-bit up/down counter/timer used: 2 channels 8-bit re-load/compare function supported: 1 channel | | | ls | |
| | 16-bit free run timer | | | of channel: 1 v interrupts | | |
| 16-bit I/O timer | Output compare (OCU) | Pin | | f channels: 4 n signal of compare reg | jister | |
| | Input capture (ICU) | Rewriting a reg | | f channels: 2 bin input (rising, falling, | or both edges) | |

(Continued)

| Part number Item | MB90573 | MB90574/C | MB90F574/A | MB90V570/A | | |
|--|--|-------------------------|---|---------------------|--|--|
| DTP/external interrupt circuit | | edge, a falling edge | f inputs: 8 , an "H" level input, o elligent I/O service (E | | | |
| Delayed interrupt generation module | An interrupt gener | | tching tasks used in r ems. | real time operating | | |
| Extended I/O serial interface | Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first | | | | | |
| I ² C interface | | Serial I/O port for sup | oporting Inter IC BUS | 5 | | |
| Timebase timer | 18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz) | | | | | |
| 8-bit D/A converter | 8-bit resolution Number of channels: 2 channels Based on the R-2R system | | | | | |
| Watchdog timer | Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value) | | | | | |
| Low-power consumption (standby) mode | Sleep/stop/CPU intermittent operation/clock timer/hardware standby | | | | | |
| Process | | CM | IOS | | | |
| Power supply voltage for operation* | 4.5 V to 5.5 V | | | | | |

* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS.") Assurance for the MB90V570/A is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0 °C to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB90573 | MB90574 | MB90F574/A | MB90574C |
|--------------|---------|---------|------------|----------|
| FPT-120P-M05 | 0 | 0 | 0 | × |
| FPT-120P-M13 | 0 | 0 | 0 | 0 |
| FPT-120P-M21 | × | × | 0 | 0 |

 \bigcirc : Available \times : Not available

Note : For more information about each package, see section "■ PACKAGE DIMENSIONS."


DIFFERENCES AMONG PRODUCTS

Memory Size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V570/A does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V570/A, images from FF4000H to FFFFFH are mapped to bank 00, and FE0000H to FF3FFFH to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90F574/574/573/F574A/574C, images from FF4000_H to FFFFFF_H are mapped to bank 00, and FF0000_H to FF3FFF_H to bank FF only.
- The products designated with /A or /C are different from those without /A or /C in that they are DTP/externallyinterrupted types which return from standby mode at the ch.0 to ch.1 edge request.

PIN ASSIGNMENT



■ PIN DESCRIPTION

| Pin no. | | 0 | |
|---------------------------|-------------|-----------------|--|
| LQFP-120 *1 QFP-120 *2 | Pin name | Circuit type | Function |
| 92,93 | X0,X1 | А | High speed oscillator pins |
| 74,73 | X0A,X1A | В | Low speed oscillator pins |
| 89 to 87 | MD0 to MD2 | С | These are input pins used to designate the operating mode. They should be connected directly to Vcc or Vss. |
| 90 | RST | С | Reset input pin |
| 86 86 | HST | С | Hardware standby input pin |
| 95 to 102 | P00 to P07 | D | In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR0). When set for output, this setting will be invalid. |
| | AD00 toAD07 | | In external bus mode, these pins function as address low output/data low I/O pins. |
| 103 to 110 | P10 to P17 | D | In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR1). When set for output, the setting will be invalid. |
| | AD08 toAD15 | | In external bus mode, these pins function as address middle output/ data high I/O pins. |
| | P20 to P27 | | In single chip mode this is a general-purpose I/O port. |
| 111 to 118 | A16 to A23 | E | In external bus mode, these pins function as address high output pins. |
| | P30 | | In single chip mode this is a general-purpose I/O port. |
| 120 | ALE | | In external bus mode, this pin functions as the address latch enable signal output pin. |
| | P31 | | In single chip mode this is a general-purpose I/O port. |
| 1 | RD | E | In external bus mode, this pin functions as the read strobe signal output pin. |
| | P32 | | In single chip mode this is a general-purpose I/O port. |
| 2 | WRL | E | In external bus mode, this pin functions as the data bus lower 8-bit write strobe signal output pin. |
| | P33 | | In single chip mode this is a general-purpose I/O port. |
| 3 | WRH | E | In external bus mode, this pin functions as the data bus upper 8-bit write strobe signal output pin. |
| | P34 | | In single chip mode this is a general-purpose I/O port. |
| 4 | HRQ | E | In external bus mode, this pin functions as the hold request signal in- put pin. |
| | P35 | | In single chip mode this is a general-purpose I/O port. |
| 5 | HAK | Е | In external bus mode, this pin functions as the hold acknowledge sig- nal output pin. |
| 6 | P36 | Е | In single chip mode this is a general-purpose I/O port. |
| Ŭ | RDY | L | In external bus mode, this pin functions as the ready signal input pin. |

*1 : FPT-120P-M05

*2 : FPT-120P-M13, FPT-120P-M21

| | Pin no. | no. | | | |
|-------|---------------------------|-----------|-----------------|--|--|
| | LQFP-120 *1 QFP-120 *2 | Pin name | Circuit type | Function | |
| | | P37 | | In single chip mode this is a general-purpose I/O port. | |
| | 7 | CLK | E | In external bus mode, this pin functions as the clock (CLK) signal output pin. | |
| · | | P40 | | In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register. | |
| aShee | 4U.com 9 | SINO | F | This is also the UART ch.0 serial data input pin. While UART ch.0 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation. | |
| | 10 | P41 | F | In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register. | |
| | 10 | SOT0 | Г | This is also the UART ch.0 serial data output pin. This function is valid when UART ch.0 is enabled for data output. | |
| | 11 | P42 | - F | In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register. | |
| | | SCK0 | | This is also the UART ch.0 serial clock I/O pin. This function is valid when UART ch.0 is enabled for clock output. | |
| | 12 | P43 | | In single chip mode this is a general-purpose I/O port. It can be set to open-drain by the ODR4 register. | |
| | | SIN1 | F | This is also the UART ch.1 serial data input pin. While UART ch.1 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation. | |
| | 10 | P44 | | In single chip mode this is a general-purpose I/O port. It can be set to opendrain by the ODR4 register. | |
| | 13 | SOT1 | F | This is also the UART ch.1 serial data output pin. This function is valid when UART ch.1 is enabled for data output. | |
| | 14 | P45 | F | In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register. | |
| | 14 | SCK1 | I | This is also the UART ch.1 serial clock I/O pin. This function is valid when UART ch.1 is enabled for clock output. | |
| | 15,16 | P46,P47 | F | In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register. | |
| | 13,10 | PPG0,PPG1 | 1 | These are also the PPG0, 1 output pins. This function is valid when PPG0, 1 output is enabled. | |
| | | P50 | | In single chip mode this is a general-purpose I/O port. | |
| | 17 | SIN2 | Е | This is also the I/O serial ch.0 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed. | |
| | • | · | | Continued | |

*1 : FPT-120P-M05

*2 : FPT-120P-M13, FPT-120P-M21

| Pin no. | | | |
|---------------------------|----------|-----------------|--|
| LQFP-120 *1 QFP-120 *2 | Pin name | Circuit type | Function |
| | P51 | | In single chip mode this is a general-purpose I/O port. |
| 18 | SOT2 | E | This is also the I/O serial ch.0 data output pin. This function is valid when serial ch.0 is enabled for serial data output. |
| | P52 | | In single chip mode this is a general-purpose I/O port. |
| 19 4U.com | SCK2 | E | This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output. |
| | P53 | | In single chip mode this is a general-purpose I/O port. |
| 20 | SIN3 | E | This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed. |
| | P54 | | In single chip mode this is a general-purpose I/O port. |
| 21 | SOT3 | E | This is also the I/O serial ch.1 data output pin. This function is valid when serial ch.1 is enabled for serial data output. |
| | P55 | | In single chip mode this is a general-purpose I/O port. |
| 22 | SCK3 | E | This is also the I/O serial ch.1 clock I/O pin. This function is valid when serial ch.1 is enabled for serial data output. |
| | P56,P57 | | In single chip mode this is a general-purpose I/O port. |
| 23,24 | IN0,IN1 | E | These are also the input capture ch.0/1 trigger input pins. During input capture signal input on ch.0/1 this function is in continuous use, and therefore the output function should only be used when needed. |
| 05 | P60 | | In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid. |
| 25 | SIN4 | F | This is also the I/O serial ch.2 data input pin. During serial data input this function is in continuous use, and therefore the output function should only be used when needed. |
| 26 | P61 | F | In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid. |
| | SOT4 | | This is also the I/O serial ch.2 data output pin. This function is valid when serial ch.2 is enabled for serial data output. |
| 27 | P62 | F | In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When se for output this setting will be invalid. |
| | SCK4 | | This is also the I/O serial ch.2 serial clock I/O pin. This function is valid when serial ch.2 is enabled for serial data output. |
| 28 | P63 | F | In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid. |
| | СКОТ | | This is also the clock monitor output pin. This function is valid when clock monitor output is enabled. |

*1 : FPT-120P-M05

*2 : FPT-120P-M13, FPT-120P-M21

| Pin no. LQFP-120 *1 QFP-120 *2 | Pin name | Circuit type | Function |
|--------------------------------------|-----------------|-----------------|--|
| 20 to 22 | P64 to P67 | F | In single chip mode these are general-purpose I/O ports. When set for input they can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid. |
| 29 to 32 | OUT0 to OUT3 | | These are also the output compare ch.0 to ch.3 event output pins. This function is valid when the respective channel(s) are enabled fo output. |
| 35 to 37 | P70 to P72 | E | These are general purpose I/O ports. |
| 40.44 | P73,P74 | | These are general purpose I/O ports. |
| 40,41 | DA0,DA1 | | These are also the D/A converter ch.0,1 analog signal output pins. |
| | P80 to P87 | | These are general purpose I/O ports. |
| 46 to 53 | AN0 to AN7 | K | These are also A/D converter analog input pins. This function is vali when analog input is enabled. |
| | P90 to P97 | | These are general purpose I/O ports. |
| 55 to 62 | CS0 to CS7 | E | These are also chip select signal output pins. This function is valid when chip select signal output is enabled. |
| 34 | С | G | This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μ F ceramic capacitor. Note that this not required on the FLASH model (MB90F574/A) and MB90574C. |
| | PA0 | E | This is a general purpose I/O port. |
| 64 | AINO | | This pin is also used as count clock A input for 8/16-bit up-down counter ch.0. |
| | IRQ6 | | This pin can also be used as interrupt request input ch. 6. |
| | PA1 | | This is a general purpose I/O port. |
| 65 | BIN0 | E | This pin is also used as count clock B input for 8/16-bit up-down counter ch.0. |
| | PA2 | | This is a general purpose I/O port. |
| 66 | ZINO | E | This pin is also used as count clock Z input for 8/16-bit up-down counter ch.0. |
| | PA3 | | This is a general purpose I/O port. |
| 67 | AIN1 | E | This pin is also used as count clock A input for 8/16-bit up-down counter ch.1. |
| | IRQ7 | | This pin can also be used as interrupt request input ch.7. |
| | PA4 | | This is a general purpose I/O port. |
| 68 | BIN1 | E | This pin is also used as count clock B input for 8/16-bit up-down counter ch.1. |
| | PA5 | | This is a general purpose I/O port. |
| 69 | ZIN1 | E | This pin is also used as count clock Z input for 8/16-bit up-down counter ch.1. |

*1 : FPT-120P-M05

(Continued)

*2 : FPT-120P-M13, FPT-120P-M21


(Continued)

| ſ | Pin no. | 1 no. | | |
|-----|---------------------------|-----------------------|-----------------|--|
| | LQFP-120 *1 QFP-120 *2 | Pin name | Circuit type | Function |
| ſ | | PA6 | | This is a general purpose I/O port. |
| | 70 | SDA | L | This pin is also used as the data I/O pin for the I ² C interface. This function is valid when the I ² C interface is enabled for operation. While the I ² C interface is operating, this port should be set to the input leve (DDRA: bit6 = 0). |
| eet | 4U.com | PA7 | | This is a general purpose I/O port. |
| | 71 | SCL | L | This pin is also used as the clock I/O pin for the I ² C interface. This function is valid when the I ² C interface is enabled for operation. While the I ² C interface is operating, this port should be set to the input leve (DDRA: bit7 = 0). |
| | | PB0, PB1 to PB5 | | These are general-purpose I/O ports. |
| | 72, 75 to 79 | IRQ0, IRQ1 to IRQ5 | E | These pins are also the external interrupt input pins. IRQ0, 1 are en- abled for both rising and falling edge detection, and therefore cannot be used for recovery from STOP status for MB90V570, MB90F574, MB90573 and MB90574. However, IRQ0, 1 can be used for recovery from STOP status for MB90V570A, MB90F574A and MB90574C. |
| | F | PB6 | | This is a general purpose I/O port. |
| | 80 | ADTG | E | This is also the A/D converter external trigger input pin. While the A/D converter is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. |
| | 81 | PB7 | Е | This is a general purpose I/O port. |
| | 82 to 85 | PC0 to PC3 | Е | These are general purpose I/O ports. |
| | 8,54,94 | Vcc | Power supply | These are power supply (5V) input pins. |
| | 33,63, 91,119 | Vss | Power supply | These are power supply (0V) input pins. |
| | 42 | AVcc | Н | This is the analog macro (D/A, A/D etc.) Vcc power supply input pin. |
| | 43 | AVRH | J | This is the A/D converter Vref+ input pin. The input voltage should not exceed Vcc. |
| Ī | 44 | AVRL | Н | This is the A/D converter Vref- input pin. The input voltage should not less than Vss. |
| Ī | 45 | AVss | Н | This is the analog macro (D/A, A/D etc.) Vss power supply input pin. |
| Ī | 38 | DVcc | Н | This is the D/A converter Vref input pin. The input voltage should not exceed Vcc. |
| Ī | 39 | DVss | Н | This is the D/A converter GND power supply pin. It should be set to Vss equivalent potential. |


*1 : FPT-120P-M05

*2 : FPT-120P-M13, FPT-120P-M21

■ I/O CIRCUIT TYPE



| Туре | Circuit | Remarks |
|-------------------------|--|--|
| E vw.DataSheel4U.com | Vcc P-ch N-ch N-ch N-ch Ucc N-ch N-ch Standby control for input interruption | CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) IoL = 4 mA |
| F | Vcc P-ch N-ch N-ch N-ch ID N-ch Hysteresis input IoL = 10 mA | CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) IoL = 10 mA (Large current port) |
| G | Vcc | C pin output (capacitance connector pin). On the MB90F574 this pin is not connected (NC). |
| н | Vcc | Analog power supply protector circuit. |
| I | Vcc P-ch N-ch T T R D T T T T T T T T | CMOS hysteresis input/output Analog output/CMOS output dual-function pin (CMOS output is not available during analog output.) (Analog output priority: DAE = 1) Includes input shut down standby control function. IoL = 4mA |



■ HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be tied to V_{CC} or Ground through resistors. In this case those resistors should be more than 2 k Ω .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Unused Sub Clock Mode


If sub clock modes are not used, the oscillator should be connected to the X01A pin and X1A pin

5. Power Supply Pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pin near the device.



6. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVRL, DVcc, DVss) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

8. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

9. N.C. Pins

The N.C. (internally connected) pins must be opened for use.


10. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more μ s (0.2 V to 2.7 V).

11. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on. (MB90573, MB90574, MB90V570, MB90V570A)

The series without built-in step-down circuit have no oscillation setting time of step-down circuit, so outputs should not become indeterminate. (MB90F574,MB90F574A,MB90574C)



12. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. Turn on the power again to initialize these registers.

13. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

14. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, Ri' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.


15. Precautions for Use of REALOS

Extended intelligent I/O service (EI²OS) cannot be used, when REALOS is used.


16. Caution on PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

BLOCK DIAGRAM



MEMORY MAP



Note : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".


For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 00400H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.

■ F²MC-16LX CPU PROGRAMMING MODEL


• Dedicated registers

| | AH | AL | :Accumulator (A) Dual 16-bit register used for storing results of calculation etc. The two |
|--------------|----|-------------------|--|
| | | | 16-bit registers can be combined to be used as a 32-bit register. |
| | | USP | : User stack pointer (USP) The 16-bit pointer indicating a user stack address. |
| | | 005 | :System stack pointer (SSP) |
| aSheel4U.com | | SSP | The 16-bit pointer indicating the status of the system stack address. |
| | | PS | : Processor status (PS) The 16-bit register indicating the system status. |
| | | PC | : Program counter (PC) The 16-bit register indicating storing location of the current instruction code. |
| | | DPR | :Direct page register (DPR) The 8-bit register indicating bit 8 through 15 of the operand address in the short direct addressing mode. |
| | | РСВ | : Program bank register (PCB) The 8-bit register indicating the program space. |
| | | DTB | : Data bank register (DTB) The 8-bit register indicating the data space. |
| | | USB | : User stack bank register (USB) The 8-bit register indicating the user stack space. |
| | | SSB | :System stack bank register (SSB) The 8-bit register indicating the system stack space. |
| | | ADB | :Additional data bank register (ADB) The 8-bit register indicating the additional data space. |
| | | 8-bit | |
| | 3 | 2-bi t | |

• General-purpose registers



• Processor status (PS)



■ I/O MAP

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|---------------------------------|------------------------------|----------------|--------------------------------------|--------------------|
| 00000н | PDR0 | Port 0 data register | R/W | Port 0 | XXXXXXXX |
| 000001н | PDR1 | Port 1 data register | R/W | Port 1 | ХХХХХХХХ |
| 000002н | PDR2 | Port 2 data register | R/W | Port 2 | ХХХХХХХХ |
| 00003н | PDR3 | Port 3 data register | R/W | Port 3 | XXXXXXXX |
| 4000004н | PDR4 | Port 4 data register | R/W | Port 4 | XXXXXXXX |
| 000005н | PDR5 | Port 5 data register | R/W | Port 5 | XXXXXXXX |
| 00006н | PDR6 | Port 6 data register | R/W | Port 6 | XXXXXXXX |
| 000007н | PDR7 | Port 7 data register | R/W | Port 7 | ХХХХХХХХ |
| 00008н | PDR8 | Port 8 data register | R/W | Port 8 | ХХХХХХХХ |
| 000009н | PDR9 | Port 9 data register | R/W | Port 9 | ХХХХХХХХ |
| 00000Ан | PDRA | Port A data register | R/W | Port A | XXXXXXXX |
| 00000Вн | PDRB | Port B data register | R/W | Port B | XXXXXXXX |
| 00000Сн | PDRC | Port C data register | R/W | Port C | XXXXXXXX |
| 00000Dн to 00000Fн | | | (Disabled) | | |
| 000010н | DDR0 | Port 0 direction register | R/W | Port 0 | 00000000 |
| 000011н | DDR1 | Port 1 direction register | R/W | Port 1 | 00000000 |
| 000012н | DDR2 | Port 2 direction register | R/W | Port 2 | 00000000 |
| 000013н | DDR3 | Port 3 direction register | R/W | Port 3 | 00000000 |
| 000014н | DDR4 | Port 4 direction register | R/W | Port 4 | 00000000 |
| 000015н | DDR5 | Port 5 direction register | R/W | Port 5 | 00000000 |
| 000016н | DDR6 | Port 6 direction register | R/W | Port 6 | 00000000 |
| 000017 н | DDR7 | Port 7 direction register | R/W | Port 7 | 00000 _В |
| 000018н | DDR8 | Port 8 direction register | R/W | Port 8 | 00000000 |
| 000019н | DDR9 | Port 9 direction register | R/W | Port 9 | 00000000 |
| 00001Ан | DDRA | Port A direction register | R/W | Port A | 00000000 |
| 00001Bн | DDRB | Port B direction register | R/W | Port B | 00000000 |
| 00001Сн | DDRC | Port C direction register | R/W | Port C | 00000000 |
| 00001Dн | ODR4 | Port 4 output pin register | R/W | Port 4 | 00000000 |
| 00001Eн | ADER | Analog input enable register | R/W | Port 8, 8/10-bit A/D converter | 11111111в |
| 00001Fн | | | (Disabled) | | |
| 000020н | SMR0 | Serial mode register 0 | R/W | UART0 | 00000000 |
| 000021н | SCR0 | Serial control register 0 | R/W | (SCI) | 00000100в |

(Continued) www.DataSheet4ഉദ്ദom

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|---------------------------------|--|----------------|--|--------------------------------|
| 000022н | SIDR0/ SODR0 | Serial input data register 0/ serial output data register 0 | R/W | | XXXXXXXX |
| 000023н | SSR0 | Serial status register 0 | R/W | (SCI) | 00001-00в |
| 000024н | SMR1 | Serial mode register 1 | R/W | | 00000000 |
| 000025н | SCR1 | Serial control register 1 | R/W | | 00000100в |
| 4 000026 н | SIDR1/ SODR1 | Serial input data register 1/ serial output data register 1 | R/W | UART1 (SCI) | XXXXXXXX |
| 000027н | SSR1 | Serial status register 1 | R/W | | 00001-00в |
| 000028н | CDCR0 | Communications prescaler control register 0 | R/W | Communica- tions prescaler register 0 | 0 — — — 1 1 1 1в |
| 000029н | | (Disab | led) | · · · · | |
| 00002Ан | CDCR1 | Communications prescaler control register 1 | R/W | Communica- tions prescaler register 0 | 0 — — — 1 1 1 1в |
| 00002Вн to 00002Fн | | (Disab | led) | | |
| 000030н | ENIR | DTP/interrupt enable register | R/W | | 00000000 |
| 000031н | EIRR | DTP/interrupt factor register | R/W | DTP/external | $XXXXXXXX_B$ |
| 000032н | ELVR | Request level setting register | R/W | interrupt circuit | 00000000 |
| 000033н | LEVIX | | 10,00 | | 00000000 |
| 000034н | | (Disab | led) | | |
| 000035н | | (1340 | | | |
| 000036н | ADCS1 | A/D control status register lower digits | R/W | | 000000000 |
| 000037н | ADCS2 | A/D control status register upper digits | R/W or W | 8/10-bit A/D converter | 000000000 |
| 000038н | ADCR1 | A/D data register lower digits | R | | $XXXXXXXX_B$ |
| 000039н | ADCR2 | A/D data register upper digits | W | | 00001 – Х Хв |
| 00003Ан | DADR0 | D/A converter data register ch.0 | R/W | | X X X X X X X X X _B |
| 00003Вн | DADR1 | D/A converter data register ch.1 | R/W | 8-bit D/A | X X X X X X X X X _B |
| 00003Сн | DACR0 | D/A control register 0 | R/W | converter | ———————————————— Ов |
| 00003Dн | DACR1 | D/A control register 1 | R/W | | ———————————————— Ов |
| 00003Ен | CLKR | Clock output enable register | R/W | Clock monitor function | 0000 _в |
| 00003Fн | | (Disab | led) | | |
| 000040н | PRLL0 | PPG0 reload register L ch.0 | R/W | 8/16-bit PPG | XXXXXXXX |
| 000041н | PRLH0 | PPG0 reload register H ch.0 | R/W | timer 0 | X X X X X X X X X AB |

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|--|---|------------------------------------|-------------------------------------|---------------------|
| 000042н | PRLL1 | PPG1 reload register L ch.1 | R/W | 8/16-bit PPG | xxxxxxxx |
| 000043н | PRLH1 | PPG1 reload register H ch.1 | R/W | timer 1 | x x x x x x x x x x |
| 000044н | PPGC0 | PPG0 operating mode control register ch.0 | R/W | 8/16-bit PPG timer 0 | 0 X 0 0 0 X X 1 |
| 000045 н U.com | PPGC1 | PPG1 operating mode control register ch.1 | R/W | 8/16-bit PPG timer 1 | 0 X 0 0 0 0 0 1 |
| 000046н | PPGOE | PPG0 and 1 output control registers ch.0 and ch.1 | R/W | 8/16-bit PPG timer 0, 1 | 0 0 0 0 0 0 X X |
| 000047н | | (Disable | ed) | • • • | |
| 000048н | SMCSL0 | Serial mode control lower status register 0 | R/W | | 0000 |
| 000049н | SMCSH0 | Serial mode control upper status register 0 | R/W | Extended I/O serial interface 0 | 00000010 |
| 00004Ан | SDR0 | Serial data register 0 | R/W | | XXXXXXXX |
| 00004Вн | | (Disable | ed) | · · · | |
| 00004Сн | SMCSL1 | Serial mode control lower status register 1 | R/W | | 0000 |
| 00004Dн | SMCSH1 | Serial mode control upper status register 1 | Extended I/O serial interface 1 | 00000010 | |
| 00004Ен | SDR1 | Serial data register 1 | R/W | | XXXXXXXX |
| 00004Fн | | (Disable | ed) | | |
| 000050н | IPCP0 | ICU data register ch.0 | R | | XXXXXXXX |
| 000051н | IF OF U | | IX. | 16-bit I/O timer | XXXXXXXX |
| 000052н | IPCP1 | ICU data register ch.1 | R | (input capture | XXXXXXXX |
| 000053н | IF OF 1 | | | (ICU) section) | XXXXXXXX |
| 000054н | ICS01 | ICU control status register | R/W | | 000000000 |
| 000055н | | (Disable | ed) | L | |
| 000056н | TCDT | Free run timer data register | R/W | 16-bit I/O timer | 000000000 |
| 000057н | | | 1 1/ 7 1 | (16-bit free run | 000000000 |
| 000058н | 0058 _H TCCS Free run timer control status registe | | R/W | timer section) | 000000000 |
| 000059н | | (Disable | ed) | · | |
| 00005Ан | OCCP0 | OCU compare register ch.0 | R/W | | XXXXXXXX |
| 00005Вн | UUUFU | | 11/10 | | XXXXXXXX |
| 00005Сн | OCCP1 | OCU compare register ch.1 | R/W | 16-bit I/O timer (output compare | XXXXXXXX |
| 00005Dн | 00071 | COO compare register Cl. I | 17/99 | (OCU) section) | XXXXXXXX |
| 00005Ен | 0000 | | | | XXXXXXXX |
| 00005Fн | OCCP2 OCU compare register ch.2 | | R/W | | XXXXXXXXX |

www.DataSheet4bgom

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|-----------------|---------------------------------|--|-----------------------|---|--------------------------------|
| 000060н | 00000 | | | | XXXXXXXX |
| 000061н | - OCCP3 | OCU compare register ch.3 | R/W | | X X X X X X X X X _B |
| 000062н | OCS0 | OCU control status register ch.0 | R/W | 16-bit I/O timer | 000000в |
| 000063н | OCS1 | OCU control status register ch.1 | R/W | (output compare (OCU) section) | 00000 _В |
| 000064н | OCS2 | OCU control status register ch.2 | R/W | | 000000в |
| 000065н | OCS3 | OCU control status register ch.3 | R/W | | 00000 _В |
| 000066н | | (Disat | | | |
| 000067н | | (Disat | lieu) | | |
| 000068н | IBSR | I ² C bus status register | R | | 00000000 |
| 000069н | IBCR | I ² C bus control register | R/W | - | 00000000 |
| 00006Ан | ICCR | I ² C bus clock control register | R/W | I ² C interface | — — О X X X X Х В |
| 00006Вн | IADR | I ² C bus address register | R/W | | – X X X X X X X AB |
| 00006Сн | IDAR | I ² C bus data register | R/W | | XXXXXXXX |
| 00006Dн | | | | | |
| 00006Ен | _ | (Disat | pied) | | |
| 00006Fн | ROMM | ROM mirroring function selection register | W | ROM mirroring function selection module | 1 в |
| 000070н | UDCR0 | Up/down count register 0 | R | | 00000000 |
| 000071н | UDCR1 | Up/down count register 1 | R | | 00000000 |
| 000072н | RCR0 | Reload compare register 0 | W | 8/16-bit up/down counter/timer | 00000000 |
| 000073н | RCR1 | Reload compare register 1 | W | | 00000000 |
| 000074н | CSR0 | Counter status register 0 | R/W | | 00000000 |
| 000075н | | (Reserved | d area)* ³ | 1 | |
| 000076н | CCRL0 | Counter control register 0 | R/W | | - 0 0 0 0 0 0 0 _В |
| 000077н | CCRH0 | Counter control register 0 | r/// | 8/16-bit up/down counter/timer | 00000000 |
| 000078 н | CSR1 | Counter status register 1 | | 00000000 | |
| 000079н | | (Reserved | d area)*3 | 1 | |
| 00007Ан | CCRL1 | Counter control register 1 | R/W | 8/16-bit up/down | -0000000 |
| 00007Вн | CCRH1 | Counter control register 1 | r/// | counter/timer | - 0 0 0 0 0 0 0 _В |
| 00007Сн | SMCSL2 | Serial mode control lower status register 2 | R/W | | 0000 _В |
| 00007Dн | SMCSH2 | Serial mode control higher status register 2 | R/W | Extended I/O serial interface 2 | 00000010в |
| 00007Ен | SDR2 | Serial data register 2 | R/W | | X X X X X X X X X _B |
| 00007Fн | | (Disat | oled) | · · | |

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value | | | | |
|--------------------------|-------------------------------------|---|------------------|--|-----------------|--|--|--|--|
| 000080н | CSCR0 | Chip selection control register 0 | R/W | | 0000 | | | | |
| 000081н | CSCR1 | Chip selection control register 1 | R/W | - | 0000 | | | | |
| 000082н | CSCR2 | Chip selection control register 2 | R/W | - | 0000 | | | | |
| 000083н | CSCR3 | Chip selection control register 3 | R/W | Chip select output | 0000 | | | | |
| 000084н | CSCR4 | Chip selection control register 4 | R/W | output | 0000 | | | | |
| 000085н | CSCR5 | Chip selection control register 5 | R/W | - | 0000 | | | | |
| 000086н | CSCR6 | Chip selection control register 6 | R/W | - | 0000 | | | | |
| 000087н to 00008Вн | | (Disabl | ed) | | | | | | |
| 00008Cн | RDR0 | Port 0 input pull-up resistor setup register | R/W | Port 0 | 00000000 | | | | |
| 00008Dн | RDR1 | Port 1 input pull-up resistor setup register | R/W | Port 1 | 00000000 | | | | |
| 00008Eн | RDR6 | Port 6 input pull-up resistor setup register | R/W | Port 6 | 00000000 | | | | |
| 00008Fн to 00009Dн | | (Disabl | | | | | | | |
| 00009E н | PACSR | Program address detection control status register | R/W | Address match detection function | 000000000 | | | | |
| 00009Fн | DIRR | Delayed interrupt factor generation/ cancellation register | R/W | Delayed interrupt generation module | 0 | | | | |
| 0000А0н | LPMCR | Low-power consumption mode control register | R/W | Low-power consumption | 00011000 | | | | |
| 0000А1н | CKSCR | Clock select register | R/W | (standby) mode | 11111100 | | | | |
| 0000А2н to 0000А4н | | (Disabl | (Disabled) | | | | | | |
| 0000A5н | ARSR | Automatic ready function select register | W | | 001100 | | | | |
| 0000А6н | HACR Upper address control register | W | External bus pin | 000000000 | | | | | |
| 0000А7 н | ECSR | Bus control signal select register | elect register W | | 000000000 | | | | |
| 0000A8H | WDTC | Watchdog timer control register | R/W | Watchdog timer | XXXXXXXX | | | | |
| 0000A9 _H | TBTC | Timebase timer control register | R/W | Timebase timer | 1 0 0 1 0 0 | | | | |
| 0000ААн | WTC | Clock timer control register | R/W | Clock timer | 1 X 0 0 0 0 0 0 | | | | |

(Continued)

www.DataSheet46.com

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
|--------------------------|---------------------------------|--------------------------------------|---------------------|-------------------------|-----------------|
| 0000ABн to 0000ADн | | (Disable | ed) | | |
| 0000AEн | FMCS | Flash control register | R/W | Flash interface | 0 0 0 X 0 X X 0 |
| 0000AFн | | (Disable | ed) | | |
| 40000В0н | ICR00 | Interrupt control register 00 | R/W | | 00000111 |
| 0000 B1 н | ICR01 | Interrupt control register 01 | R/W | | 00000111 |
| 0000В2н | ICR02 | Interrupt control register 02 | R/W | - | 00000111 |
| 0000ВЗн | ICR03 | Interrupt control register 03 | R/W | - | 00000111 |
| 0000B4н | ICR04 | Interrupt control register 04 | R/W | - | 00000111 |
| 0000В5н | ICR05 | Interrupt control register 05 | R/W | - | 00000111 |
| 0000В6н | ICR06 | Interrupt control register 06 | R/W | - | 00000111 |
| 0000В7 н | ICR07 | Interrupt control register 07 | R/W | Interrupt | 00000111 |
| 0000В8н | ICR08 | Interrupt control register 08 | R/W | controller | 00000111 |
| 0000В9н | ICR09 | Interrupt control register 09 | R/W | - | 00000111 |
| 0000ВАн | ICR10 | Interrupt control register 10 | R/W | | 00000111 |
| 0000BBн | ICR11 | Interrupt control register 11 | R/W | - | 00000111 |
| 0000BCH | ICR12 | Interrupt control register 12 | R/W | - | 00000111 |
| 0000BDH | ICR13 | Interrupt control register 13 | R/W | | 00000111 |
| 0000BEн | ICR14 | Interrupt control register 14 | R/W | - | 00000111 |
| 0000BFH | ICR15 | Interrupt control register 15 | R/W | - | 00000111 |
| 0000C0н to 0000FFн | | (External a | rea)*1 | | |
| 000100н to 000###н | | (RAM are | ea)*² | | |
| 000###н to 001FEFн | | (Reserved a | area)* ³ | | |
| 001FF0н | | Program address detection register 0 | R/W | | XXXXXXXX |
| 001FF1н | PADR0 | Program address detection register 1 | R/W | | XXXXXXXX |
| 001FF2н | | Program address detection register 2 | R/W | Address match detection | XXXXXXXX |
| 001FF3н | | Program address detection register 3 | R/W | function | XXXXXXXX |
| 001FF4н | PADR1 | Program address detection register 4 | R/W | | XXXXXXXX |
| 001FF5н | • | Program address detection register 5 | R/W | | XXXXXXXX |
| 001FF6н to 001FFFн | | (Reserved | area) | · · · · · · | |

Descriptions for read/write

R/W : Readable and writable

- R : Read only
- W : Write only

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is unused. The initial value is undefined.
- *1 : This area is the only external access area having an address of 0000FF_H or lower. An access operation to this area is handled as that to external I/O area.
- *2 : For details of the RAM area, see "■ MEMORY MAP".
- *3 : The reserved area is disabled because it is used in the system.
- Notes : For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results. For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.
 - The addresses following 0000FFH are reserved. No external bus access signal is generated.
 - Boundary ##### between the RAM area and the reserved area varies with the product model.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| | El ² OS | Interru | ot vector | Interrupt co | ntrol register | Drierity |
|---|--------------------|---------|---------------------|--------------|------------------|----------|
| Interrupt source | support | Number | Address | ICR | Address | Priority |
| Reset | × | # 08 | FFFFDC H | _ | _ | High |
| INT9 instruction | × | # 09 | FFFFD8H | _ | _ | |
| Exception | × | # 10 | FFFFD4H | | _ | 1 |
| 8/10-bit A/D converter | 0 | # 11 | FFFFD0H | | 000000 | |
| Input capture 0 (ICU) include | 0 | # 12 | FFFFCCH | ICR00 | 0000В0н | |
| DTP0 (external interrupt 0) | 0 | # 13 | FFFFC8H | ICR01 | 0000 B1 н | |
| Input capture 1 (ICU) include | 0 | # 14 | FFFFC4H | ICRUI | 0000B1H | |
| Output compare 0 (OCU) match | 0 | # 15 | FFFFC0H | | 000000 | |
| Output compare 1 (OCU) match | 0 | # 16 | FFFFBCH | ICR02 | 0000В2н | |
| Output compare 2 (OCU) match | 0 | # 17 | FFFFB8H | | 000000 | |
| Output compare 3 (OCU) match | 0 | # 18 | FFFFB4н | ICR03 | 0000ВЗн | |
| Extended I/O serial interface 0 | 0 | # 19 | FFFFB0H | | 0000004 | |
| 16-bit free run timer | × | # 20 | FFFFACH | ICR04 | 0000B4н | |
| Extended I/O serial interface 1 | 0 | # 21 | FFFFA8 _H | | 000005 | |
| Clock timer | × | # 22 | FFFFA4 _H | ICR05 | 0000B5н | |
| Extended I/O serial interface 2 | 0 | # 23 | FFFFA0H | | 0000000 | |
| DTP1 (external interrupt 1) | 0 | # 24 | FFFF9CH | ICR06 | 0000В6н | |
| DTP2/DTP3 (external interrupt 2/ external interrupt 3) | 0 | # 25 | FFFF98⊦ | ICR07 | 0000В7 н | |
| 8/16-bit PPG timer 0 counter borrow | × | # 26 | FFFF94н | - | | |
| DTP4/DTP5 (external interrupt 4/ external interrupt 5) | 0 | # 27 | FFFF90н | ICR08 | 0000B8н | |
| 8/16-bit PPG timer 1 counter borrow | × | # 28 | FFFF8CH | - | | |
| 8/16-bit up/down counter/timer 0 borrow/overflow/inversion | 0 | # 29 | FFFF88⊦ | 10000 | 000000 | |
| 8/16-bit up/down counter/timer 0 compare match | 0 | # 30 | FFFF84н | ICR09 | 0000B9н | |
| 8/16-bit up/down counter/timer 1 borrow/overflow/inversion | 0 | # 31 | FFFF80H | 10040 | 0000ВАн | |
| 8/16-bit up/down counter/timer 1 compare match | 0 | # 32 | FFFF7CH | ICR10 | 0000ВАн | |
| DTP6 (external interrupt 6) | 0 | # 33 | FFFF78⊦ | 10044 | 000000 | 1 🕈 |
| Timebase timer | × | # 34 | FFFF74н | ICR11 | 0000BBн | Low |

(Continued)

| | El ² OS | Interru | ot vector | Interrupt co | ntrol register | Priority |
|--------------------------------------|--------------------|---------|---------------------|--------------|----------------|----------|
| Interrupt source | support | Number | Address | ICR | Address | FIOILY |
| DTP7 (external interrupt 7) | 0 | # 35 | FFFF70H | ICR12 | 0000BCH | High |
| I ² C interface | × | # 36 | FFFF6CH | | UUUUDCH | ↑ |
| UART1 (SCI) reception complete | 0 | # 37 | FFFF68н | | | |
| UART1 (SCI) transmission complete | 0 | # 38 | FFFF64H | ICR13 | 0000BDн | |
| UART0 (SCI) reception complete | 0 | # 39 | FFFF60H | | | |
| UART0 (SCI) transmission complete | 0 | # 40 | FFFF5CH | ICR14 | 0000BEн | |
| Flash memory | × | # 41 | FFFF58H | | | |
| Delayed interrupt generation module | × | # 42 | FFFF54 _H | ICR15 | 0000BFн | Low |

 $\,\bigcirc\,$:Can be used

 \times :Can not be used

○ :Can be used. With EI²OS stop function.

PERIPHERALS

1. I/O Port

(1) Input/output Port

Port 0 through 4, 6, 8, A and B are general-purpose I/O ports having a combined function as an external bus pin and a resource input. Port 0 to Port 3 have a general-purpose I/O ports function only in the single-chip mode. • Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in

the PDR and directly output to the pin.

com

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

- Note : When a read-modify-write instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.
 - Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1").

(2) Register Configuration

| | Address b | it 15 · · | | ••bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|--------------------------------|----------------------|-------------|--------|-----------|---------|----------|--------|---------|----------|-------|-------|---------------|---------------|
| | 00000н | | (PDR1) | | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | XXXXXXXX |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 1 dat | - | • | , | | | | | | | | | | |
| | Address 000001н | | 1 | | | bit 11 | 1 | | | bit 7 | | ···· bit 0 | Initial value |
| et4U.com | | P17 | P16 | P15 | | P13 | P12 | P11 | P10 | | (PDR0 |) | XXXXXXXX |
| . Dant O day | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Port 2 dat | • | • | | | | | | | | | | | |
| | Address b 000002H | | | • bit 8 | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 0000028 | | (PDR3) | | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | XXXXXXXX |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 3 dat | a registe | r (PDI | R3) | | | | | | | | | | |
| | - | , bit 15 | | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | ••••• | ···· bit 0 | Initial value |
| | 000003н | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | 7 | (PDR2 | | XXXXXXXX |
| | L | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | i | |
| Port 4 dat | a registe | r (PDI | R4) | | | | | | | | | | |
| | Address b | it 15 · · | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000004н | | (PDR5) | | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | XXXXXXXX |
| | | ••••• | (. 2) | L | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 5 dat | a registe | r (PDI | R5) | | | | | | | | | | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| | 000005 н | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | | (PDR4 | ·) | XXXXXXXX |
| | • | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | ' | |
| Port 6 dat | a registe | r (PDI | R6) | | | | | | | | | | |
| | Address b | it 15 · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000006н | | (PDR7) | | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | XXXXXXXX |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| • Dort 7 do | a rogiata | r (חס | D7) | | | | | | | | | | |
| Port 7 da | Address | • | , | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | hit 8 | bit 7 | | · · · · bit 0 | Initial value |
| | 000007н | | | | P74 | P73 | P72 | P71 | P70 | | (PDR6 | | XXXXX |
| | l | | | | R/W | R/W | R/W | R/W | R/W | | | · · | |
| _ | | | | | 1.7.1.1 | 1 \/ V V | 17/14 | 1.7.4.4 | 1 \/ V V | | | | |
| Port 8 dat | a registe | r (PDI | R8) | | | | | | | | | | |
| | Address b | it 15 · · | | ••bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000008н | | (PDR9) | | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | XXXXXXXX |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |


| NW R/W R/W R/W R/W R/W R/W R/W R/W • Port A data register (PDRA) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 XXXXX 00000Art (PDRB) PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 • Port B data register (PDRB) R/W R/W <th>00000</th> <th>bit 15</th> <th>bit 14</th> <th>bit 13</th> <th>bit 12</th> <th>bit 11</th> <th>bit 10</th> <th>) bit 9</th> <th>bit 8</th> <th>bit 7</th> <th></th> <th>···· bit 0</th> <th>Initial value</th> | 00000 | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
|--|---|---------------------|--------------------|---------|--------------|--------|--------|---------|-------|----------|-------|---------------|---------------|
| Port A data register (PDRA) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Port B data register (PDRB) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 XXXXX Port B data register (PDRB) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 mitial N XXXXX Port B data register (PDRC) Address bit 15 (PDRA) PBT PB6 PB5 PB4 PB3 PB2 PB1 PB0 XXXXX Port C data register (PDRC) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 3 bit 2 bit 1 bit 3 bit 2 bit 4 bit 3 bit 2 bit | 0000098 | | | | - | | - | - | | | (PDR8 | 3) | XXXXXXXX |
| Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial 0 Norm (PDRB) PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 Norm R/W R/W <td< td=""><td>Port A data registe</td><td></td><td></td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td></td><td></td><td></td><td></td></td<> | Port A data registe | | | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| 00000Arr (PDRB) PA7 PA6 PA4 PA3 PA2 PA1 PA0 XXXXX • Port B data register (PDRB) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial V • Port B data register (PDRB) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial V • Port C data register (PDRC) R/W R/ | - | | | hit 8 | hit 7 | hit 6 | bit 5 | hit 1 | hit 3 | hit 2 | bit 1 | bit 0 | Initial value |
| R/W • Port B data register (PDRB) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial N 00000Bu (PDRA) PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 XXXXX • Port C data register (PDRC) Address bit 15 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial N 00000Cu (Disabled) — — — PC3 PC2 PC1 PC0 XXXXX • Port 0 direction register (DDR0) — — — R/W R/W </td <td></td> <td></td> <td></td> <td>10110</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | 10110 | | | | | | | | | |
| Port B data register (PDRB) Address bit 15bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (PDRA) (PDRA) (DDRA) (Ditabled) (Ditabled) (Ditabled) (Ditabled) (Ditabled) (PDRA) (DDRA) (DDRA | om | | ` ' | L | | | | | | | | | ~~~~~ |
| 00000BH (PDRA) PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 XXXXX R/W | Port B data registe | er (PD | RB) | | 10,11 | 10,11 | 10,00 | 10,11 | 10,11 | 10,11 | 10,10 | 10,00 | |
| (PDRA) PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0 XXXXX R/W | Address k | •it 15 · · | | • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| Port C data register (PDRC) Address bit 15 | 00000Bн | | (PDRA) | ſ | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | xxxxxxx |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ÷ | | | L | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| 00000CH (Disabled) - - PC3 PC2 PC1 PC0 XXXXX • Port 0 direction register (DDR0) - - - R/W R/W R/W R/W • Address bit 15 - - - - R/W R/W R/W R/W • Port 0 direction register (DDR1) D07 D06 D05 D04 D03 D02 D01 D00 00000 R/W R/W R/W R/W R/W R/W R/W R/W 000000 000000 R/W R/W R/W R/W R/W R/W R/W R/W 000000 Port 1 direction register (DDR1) Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 Initial V 000011H D17 D16 D15 D14 D13 D12 D11 D10 (DDR0) 00000 R/W R/W R/W R/W R/W R/W R/W R/ | Port C data registe | er (PD | RC) | | | | | | | | | | |
| (bisabled) = RW RW RW RW RW RW $(bisabled) = RW RW RW RW RW RW RW$ $(brow RW RW$ | | oit 15 · · | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| Port 0 direction register (DDR0) Address bit 15 | | | , | | — | — | | — | PC3 | PC2 | - | PC0 | XXXXXXXX |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | _ | | R/W | R/W | R/W | R/W | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | - | | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | - | | | | | | | | | 00000000 |
| Port 1 direction register (DDR1) Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 0 00001 D17 D16 D15 D14 D13 D12 D11 D10 (DDR0) R/W R/W R/W R/W R/W R/W R/W R/W R/W Port 2 direction register (DDR2) Address bit 15 | į | | | L | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Port 1 direction reg | nister | (DDR1) | | | | | | | | | | |
| • Port 2 direction register (DDR2) Address bit 15 \cdots bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W | | - | . , | | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | · · · · bit 0 | Initial value |
| Port 2 direction register (DDR2) Address bit 15bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 100012H (DDR3) D27 D26 D25 D24 D23 D22 D21 D20 00000H R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Port 3 direction register (DDR3) Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 0 1000014H D37 D36 D35 D34 D33 D32 D31 D30 (DDR2) O00013H D37 D36 D35 D34 D33 D32 D31 D30 (DDR2) O00014H Port 4 direction register (DDR4) Address bit 15 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 100004H | 000011н | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | | (DDR(|)) | 00000000 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ľ | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | ' | |
| 000012H (DDR3) D27 D26 D25 D24 D23 D22 D21 D20 000001 R/W 000001 000001 • Port 3 direction register (DDR3) Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 0 Initial V 000013H D37 D36 D35 D34 D33 D32 D31 D30 (DDR2) 00000 R/W R/W R/W R/W R/W R/W R/W N/W 00000 Port 4 direction register (DDR4) Address bit 15 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial V | Port 2 direction reg | gister | (DDR2) | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | it 15 · · | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | 00000000 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Port 3 direction reg | nister | | | | | | | | | | | |
| 000013H D37 D36 D35 D34 D33 D32 D31 D30 (DDR2) 00000 R/W | | - | . , | | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | · · · · bit 0 | Initial value |
| R/W R/W R/W R/W R/W R/W R/W R/W Port 4 direction register (DDR4) Address bit 15 ······ bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial v 000014w | | | | | | | | | D30 | _ | (DDR2 | 2) | 00000000 |
| Address bit 15 · · · · · · · · bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial v | 000013н | R/W | R/W | R/W | R/W | | | R/W | R/W | | ···· | | |
| Address bit 15 · · · · · · · · bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 Initial v | 000013н | | (D D D A) | | | | | | | | | | |
| | l | | (DDR4) | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | Port 4 direction reg | gister | . , | ·bit 8 | bit 7 | | | | | | | | |
| R/W R/W R/W R/W R/W R/W R/W R/W | Port 4 direction reg Address b | gister it 15 · · | . , | ·bit 8 | bit 7 D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 | 00000000 |
| | Port 4 direction reg Address b | gister it 15 · · | | ·bit 8 | D47 | D46 | | | | | | | 00000000 |


| Port 5 direction re Address | | | | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial valu |
|---|------------|---------------------|-----------|----------|--------|---------|-------|-------|-------|-------|------------|--------------|
| 000015н | D57 | D56 | D55 | | D53 | | | D50 | | (DDR4 | | 0000000 |
| | R/W | R/W | R/W | R/W | R/W | | R/W | R/W | | (22 | <u></u> | |
| Port 6 direction re | gister | (DDR6) | | | | | | | | | | |
| Address | bit 15 · · | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial val |
| 000016н | | (DDR7) | | D67 | D66 | D65 | D64 | D63 | D62 | D61 | D60 | 0000000 |
| | i | | ····· | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 7 direction re | aistor | ידסחח) | | | | | | | | | | |
| Address | - | • • | | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial val |
| 000017н | <u> </u> | | _ | D74 | D73 | | | D70 | | (DDR6 | | 0000 |
| | L | | | R/W | R/W | R/W | R/W | R/W | | | <u></u> | |
| Port 8 direction re | gister (| (DDR8) | 1 | | | | | | | | | |
| Address | - | . , | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| 000018н | | (DDR9) | ···· [| D87 | D86 | D85 | D84 | D83 | D82 | D81 | D80 | 0000000 |
| | l | | l | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 9 direction re | | | | | | | | | | | | |
| Address 000019म | | bit 14 | | | | | | | bit 7 | | ··· bit 0 | Initial val |
| 00001011 | D97 | D96 | D95 | _ | D93 | - | _ | D90 | | (DDR8 |) | 0000000 |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Port A direction re | - | | | | | | | | | | | |
| Address 00001Aн | | | • bit 8 | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| 0000174 | | (DDRB) | | DA7 | DA6 | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 | 0000000 |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port B direction re | - | • | | | | | | | | | | |
| Address | bit 15 · · | | • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| 00001Вн | | (DDRA) | | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | 0000000 |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port C direction re | gister | (DDRC |) | | | | | | | | | |
| | bit 15 · · | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| 00001Cн | | (ODR4) | | _ | _ | _ | _ | DC3 | DC2 | DC1 | DC0 | 0000000 |
| | •••••• | | | _ | | | _ | R/W | R/W | R/W | R/W | |
| Port 4 output pin r | egister | r (ODR | 4) | | | | | | | | | |
| Address | bit 15 · · | · · · · · · · · · · | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| 00001DH | | (DDRC) | ····· [| OD47 | OD46 | OD45 | OD44 | OD43 | OD42 | OD41 | OD40 | 0000000 |
| | l | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Port 0 input pull-u | o resis | tor setu | in rec | uster (F | | | | | | | | |
| Address | - | | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valu |
| Aug 633 | | | | 5111 | 511.0 | 5110 | | 511.0 | 511 2 | | | initial valu |
| 00008Сн | | (RDR1) | | RD07 | RD06 | RD05 | RD04 | RD03 | RD02 | RD01 | RD00 | 0000000 |


(Continued)

Γ

| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 · | | ··· bit 0 | Initial value |
|-------------------------------|----------------------------------|--------------|-----------|-----------|-----------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| | 00008Dн | RD17 | RD16 | RD1 | 5 RD14 | 4 RD13 | 3 RD12 | 2 RD11 | RD10 |) | (RDR0 |) | 0000000 |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Port 6 in | nput pull-u | o resist | or setu | ip reg | jister (F | ۲DR6) | | | | | | | |
| | Address I | pit 15 · · · | | • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 00008Eн | (C |)isabled) | | RD67 | RD66 | RD65 | RD64 | RD63 | RD62 | RD61 | RD60 | 0000000 |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Analog | input enab Address 00001Ен | pit 15 | • | · · bit 8 | | bit 6 ADE6 | bit 5 ADE5 | bit 4 ADE4 | bit 3 ADE3 | bit 2 ADE2 | bit 1 ADE1 | bit 0 ADE0 | Initial value |
| | | L | | l | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | R/W:Read —:Res X:Und | erved | d writabl | e | | | | | | | | | |









2. Timebase Timer

The timebase timer is a 18-bit free run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹²/HCLK, 2¹⁴/HCLK, 2¹⁶/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration







3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration





4. 8/16-bit PPG Timer

The 8/16-bit PPG timer is a 2-CH reload timer module for outputting pulse having given frequencies/duty ratios.

The two modules performs the following operation by combining functions.

- 8-bit PPG output 2-CH independent operation mode This is a mode for operating independent 2-CH 8-bit PPG timer, in which PPG0 and PPG1 pins correspond to outputs from PPG0 and PPG1 respectively.
- 16-bit PPG timer output operation mode In this mode, PPG0 and PPG1 are combined to be operated as a 1-CH 8/16-bit PPG timer operating as a 16bit timer. Because PPG0 and PPG1 outputs are reversed by an underflow from PPG1 outputting the same
 - 8 + 8-bit PPG timer output operation mode


In this mode, PPG0 is operated as an 8-bit communications prescaler, in which an underflow output of PPG0 is used as a clock source for PPG1. A toggle output of PPG0 and PPG output of PPG1 are output from PPG0 and PPG1 respectively.


• PPG output operation

A pulse wave with any period/duty ratio is output. The module can also be used as a D/A converter with an external add-on circuit.


(1) Register Configuration

| | Address b | oit 15 · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|-----------|--------------------|-------------|----------------|--------------|---------------|-----------------|---------|---------|---------------|-------|--------------------|---------------|---------------|
| | 000044н | | PPGC1) | | PEN0 | — | PE00 | PIE0 | PUF0 | _ | _ | RESV | 0X000XX1 |
| DD04 | | | | | R/W | | R/W | R/W | R/W | _ | _ | _ | |
| PPG1 op | - | | | - | | | | | | | | | |
| | Address 000045н | bit 15 | bit 14 | bit 13 | | bit 11 | | | | | | ···· bit 0 | Initial value |
| t4U.com | | PEN1 | | PEIO | | PUF1 | | _ | _ | | (PPGC | 0) | 0X000001 |
| • PPG0, 1 | output co | R/W | R/W eaister | R/W ch.0. | R/W ch.1(P | R/W PGOE | R/W | R/W | R/W | | | | |
| | Address k | | 0 | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000046н | | Disabled | | | PCS1 | PCS0 | PCM2 | PCM1 | PCM0 | _ | _ | 000000XX |
| | | | | | R/W | R/W | R/W | R/W | R/W | R/W | _ | | |
| • PPG0 re | • | | • | | , | L :4 4 4 | h:+ 40 | | b :+ 0 | h:+ 7 | | h it 0 | |
| | Address 000041н | | DIL 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | | | (PRLI | ••••bit 0 | Initial value |
| | | R/W | R/W | R/W | R/W | R/W | / R/W | / R/W | / R/W | | | | ~~~~~ |
| PPG1 re | load regis | | | | | | 1011 | 1 | 1011 | | | | |
| | Address | | | bit 13 | , | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | · · · · bit 0 | Initial valu |
| | 000043н | | | | | | | | | | (PRLL ⁻ | | XXXXXXXXX |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| • PPG0 re | load regis | ster L o | ch.0 (P | RLL0) |) | | | | | | | | |
| | Address 000040н | bit 15 · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000040н | (| PRLH0) | | | | | | | | | | XXXXXXXXX |
| | | •••••• | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | load regis | ster L o | ch.1 (P | RLL1) |) | | | | | | | | |
| PPG1 re | | | | hit Q | hit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| • PPG1 re | Address | bit 15 · · | | | 5107 | | | | | | | | |
| • PPG1 re | Address 000042н | (********** | PRLH1) | | Dit 7 | | | | | | | | XXXXXXXX |






• Block diagram of 8/16-bit PPG timer (ch.1)



5. 16-bit I/O timer

The 16-bit I/O timer module consists of one 16-bit free run timer, two input capture circuits, and four output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free run timer. Input pulse width and external clock periods can, therefore, be measured.

• Block Diagram



(1) 16-bit free run Timer


The 16-bit free run timer consists of a 16-bit up counter, a control register, and a communications prescaler register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU) and output compare (OCU).

- A counter operation clock can be selected from four internal clocks ($\phi/4$, $\phi/16$, $\phi/32$ and $\phi/64$).
- An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0. (Compare match requires mode setup.)
- The counter value can be initialized to "0000H" by a reset, software clear or compare match with OCU compare register 0.

www.DataSheet4U.eoRegister Configuration

| • free run timer da | ta register (TCDT) | | | | | | | | | |
|--------------------------------|-----------------------|--|------------|-------------|-------------|-----------------------------|------------|-------------|-------------|----------------------------|
| Address 000056н 000057н | | bit 11bit [/] T11 T1 R/W R/ | 0 T9 | Т8 Т | 7 T6 | bit 5 bit T5 T R/W R/ | 4 T3 | T2 T | 1 T0 | Initial value 00000000₀ |
| free run timer con Address | ntrol status register | |) bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000058н | (Disabled) | RESV R/W | IVF R/W | IVFE R/W | STOP R/W | MODE R/W | CLR R/W | CLK1 R/W | CLK0 R/W | 0000000в |
| R/W: Readable a RESV: Reserved | | IX/ VV | r\/VV | K/W | r/W | r./ VV | r/vv | Γ./ VV | Γ./ ٧ | |

• Block Diagram



(2) Input Capture (ICU)


The input capture (ICU) generates an interrupt request to the CPU simultaneously with a storing operation of current counter value of the 16-bit free run timer to the ICU data register (IPCP) upon an input of a trigger edge to the external pin.

There are four sets (four channels) of the input capture external pins and ICU data registers, enabling measurements of maximum of four events.

- The input capture has two sets of external input pins (IN0, IN1) and ICU registers (IPCP), enabling measurements of maximum of four events.
- A trigger edge direction can be selected from rising/falling/both edges.
- The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 16-bit free run timer to the ICU data register (IPCP).
 - The input compare conforms to the extended intelligent I/O service (EI2OS).
 - The input capture (ICU) function is suited for measurements of intervals (frequencies) and pulse widths.
 - Register Configuration

| ICU da IPCP0(high): | ata registe Address 000051 | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | | | | | | ···bit 0 | Initial value XXXXXX8⊧ |
|----------------------------|--|--------------|-------------|---------|--------|--------|-------|-------|-------|---------|-----------|-------------|---------------------------|
| IPCP1(high): | | CP15 | CP14 | CP13 | B CP12 | 2 CP11 | CP10 | CP09 | CP08 | (IPCF | 0 low, IP | CP1 low) | 100000000 |
| | | R | R | R | R | R | R | R | R | _ | | | |
| | Address | bit 15 · · · | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| IPCP0(low): IPCP1(low): | 000050н 000052н | (IPCP0 hi | gh, IPCP | 1 high) | CP07 | CP06 | CP05 | CP04 | CP03 | CP02 | CP01 | CP00 | XXXXXXXXB |
| | | | | | R | R | R | R | R | R | R | R | |
| | nis register ho detected. (ontrol statu | (You can v | vord-acc | ess thi | | | | | | ponding | externa | l pin input | waveform is |
| | Address | bit 15··· | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000054н | (D | isabled) | | ICP1 | ICP0 | ICE1 | ICE0 | EG11 | EG10 | EG01 | EG00 | 0000000в |
| | | | -21 - 1-1 - | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | R/W:Reada R:Read o X:Undefi | only | ritable | | | | | | | | | | |

• Block Diagram



(3) Output Compare (OCU)

The output compare (OCU) is two sets of compare units consisting of four-channel OCU compare registers, a comparator and a control register.

An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 16-bit free run timer.


The OUT pin can be used as a waveform output pin for reversing output upon a match detection or a generalpurpose output port for directly outputting the setting value of the CMOD bit.

Register Configuration

www.DataSheet4

| Address | bit 15 bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7. | | · · · bit 0 | Initial value |
|--|--------------------|-----------|--------|--------|--------|--------|--------|--------|---------|-------------|---------------|
| 000063н 000065н | | _ | СМОГ | OTE1 | OTEC | OTD1 | OTDO |) (0 | CS0, OC | CS2) | 00000в |
| | | | R/W | R/W | R/W | R/W | R/W | | | | |
| OCU control status | register ch.u |), cn.2 | (UCSL | , 005 | 2) | | | | | | |
| | bit 15 · · · · · · | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000062н 000064н | (OCS1, OCS | S3) | ICP1 | ICP0 | ICE1 | ICE0 | - | _ | CST1 | CST0 | 000000в |
| | | | R/W | R/W | R/W | R/W | | | R/W | R/W | |
| • OCU compare regi | ster ch.0 to c | h.3 (O | CCP0 | to OCC | CP3) | | | | | | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | | Initial value |
| OCCP0 (high order add OCCP1 (high order add | , | C15 | C14 | C13 | C12 | C11 | C10 | C09 | C08 | | XXXXXXXXXB |
| OCCP2 (high order add OCCP3 (high order add | ress): 00005Fн | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | <u> </u> | |
| | Address | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| OCCP0 (low order addr OCCP1 (low order addr | , | | C07 | C06 | C05 | C04 | C03 | C02 | C01 | C00 | XXXXXXXX B |
| OCCP2 (low order addr OCCP3 (low order addr | ress): 00005Ен | l | R/W | R/W | |
| R/W:Reada —:Reserv X:Undefi | | | | | | | | | | | |

• Block diagram



6. 8/16-bit up/down counter/timer


The 8/16-bit up/down counter/timer consists of six event input pins, two 8-bit up/down counters, two 8-bit reload compare registers, and their controllers.

(1) Register configuration


Г

| Up/down count r Address | egister | | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|---|----------------|------------------|----------------|----------------|--------------|-------------|-------|---------|----------|----------|------------|---------------|
| 000070н | (L | JDCR1) | Γ | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 | 0000000в |
| | | , | L | R | R | R | R | R | R | R | R | |
| www.DataSheet4U. ⊛rUp/down count r | • | • | , | | | | | | | | | |
| Address | bit 15 | bit 14 | bit 13 | | bit 11 | bit 10 | | bit 8 | bit 7 · | | ···· bit 0 | Initial value |
| 000071 н | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | | (UDCR | O) | 0000000в |
| Reload compare | R | R r O (P(| | R | R | R | R | R | | | | |
| | bit 15 · · · | | | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000072н | | RCR1) | Γ | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 | 0000000в |
| | · | | ····· | W | W | W | W | W | W | W | W | |
| Reload compare | | | | | | | | | | | | |
| Address | bit 15 | bit 14 | bit 13 | 1 | | | | | bit 7 | | ···· bit 0 | Initial value |
| 000073н | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | | (RCR0 | " | 0000000в |
| Counter status re | W Adister (| W 0 1 (C: | W SR0 (| W CSR1) | W | W | W | W | | | | |
| | bit 15 · · · | | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000074н 000078н | (Rese | erved are | | CSTR | CITE | UDIE | CMPF | OVFF | UDFF | UDF1 | UDF0 | 0000000 в |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R | R | |
| Counter control r Address | egister | | | | L1) bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000076H | : | IO, CCR | | 1 | | | | | CGSC | CGE1 | CGE0 | - 0000000 в |
| 00007Ан | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | -000000B |
| Counter control r | egister | 0 (CCI | RH0) | _ | 1.7, 4.4 | | 1 | 1.7.4.4 | 1.0, v v | 1.7, 4.4 | 10,00 | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| 000077н | M16E | CDCF | CFIE | CLKS | CMS1 | CMSC | CES1 | CES0 | | (CCRL | 0) | 0000000 в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Counter control r Address | bit 15 | 1 (CCI bit 14 | , | hit 10 | bit 11 | bit 10 | bit 9 | hit Q | hit 7 | | hit O | Initial value |
| | | CDCF | bit 13 CFIE | bit 12 CLKS | | | | | | (CCRL | •••• bit 0 | |
| 00007Вн | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | ') | - 0000000 в |
| | _ | K/VV | K/ VV | K/ VV | R/VV | K /W | K/ VV | K/W | | | | |
| R/W:Readab | | ritable | | | | | | | | | | |
| R:Read or W:Write or | | | | | | | | | | | | |
| —:Undefin | | | | | | | | | | | | |

• Block diagram of 8/16-bit up/down counter/timer 0








7. Extended I/O serial interface

The extended I/O serial interface transfers data using a clock synchronization system having an 8-bit x 1 channel configuration.

For data transfer, you can select LSB first/MSB first.

(1) Register Configuration

| | Serial mode con Address | bit 15 | | | gister 0 3 bit 12 | | | | | | | · · · · bit 0 | Initial value |
|----------------|--|--------------|----------|---------|----------------------|-----------------|-------|----------------|-------|-------|-------|---------------|---------------|
| www.DataSheet4 | SMCSH0: 000049н U SMCSH1: 00004Dн | SMD2 | - | SMD | - | SIR | BUSY | | - | | (SMCS | L) | 0000010в |
| | SMCSH2: 00007DH • Serial mode cor | | | | gister 0 | R/W to 2 (\$ | | R/W 0 to SI | |) | | | |
| | Address | bit 15 · · · | | · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | SMCSL0: 000048н SMCSL1: 00004Сн | (5 | SMCSH) | | _ | — | _ | — | MODE | BDS | SOE | SCOE | |
| | SMCSL2: 00007CH | | | | | _ | | | R/W | R/W | R/W | R/W | |
| | Serial data regis Address | bit 15 · · · | | | | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | SDR0: 00004Ан SDR1: 00004Ен | (D | isabled) | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX в |
| | SDR2: 00007EH | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | R/W:Readable and R:Read only —:Reserved X:Undefined | writable | | | | | | | | | | | |



8. I²C Interface


The I²C interface is a serial I/O port supporting Inter IC BUS operating as master/slave devices on I²C bus.

The MB90570/A series contains one channel of an I²C interface, having the following features.

- Master/slave transmission/reception
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transmission direction detection function
- Repeated generation function start condition and detection function
- www.DataSheet4U Bus error detection function

(1) Register Configuration

| | Address b | oit 15 · · · | | · ·bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|------------------------|---------------------|--------------|----------|-----------|--------|--------|--------|-------|-------|---------|--------|-------------|---------------|
| | 000068 _H | (| IBCR) | | BB | RSC | AL | LRB | TRX | AAS | GCA | FBT | 0000000в |
| | | | | | R | R | R | R | R | R | R | R | |
| I ² C bus c | ontrol regi | ister (IE | BCR) | | | | | | | | | | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 · | | · · · bit 0 | Initial value |
| | 000069н | BER | BEIE | SCC | MSS | ACK | GCAA | | INT | | (IBSR) | | 0000000в |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| I ² C bus c | lock contro | ol regis | ter (IC | CR) | | | | | | | | | |
| | Address b | oit 15 · · · | | · ·bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 00006Ан | (1 | ADR) | | _ | _ | EN | CS4 | CS3 | CS2 | CS1 | CS0 | 0XXXXXB |
| | | • | | | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W | |
| I ² C bus a | ddress reg | gister (I | IADR) | | | | | | | | | | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 · | | · · · bit 0 | Initial value |
| | 00006Вн | _ | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | (ICCR) | | -XXXXXXXB |
| | | _ | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | i | |
| I ² C bus o | data regist | ter (IDA | R) | | | | | | | | | | |
| | Address b | oit 15 · · · | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 00006Сн | (E | Disabled |) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX |
| | | •••••• | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |



9. UARTO (SCI), UART1 (SCI)

UART0 (SCI) and UART1 (SCI) are general-purpose serial data communication interfaces for performing synchronous or asynchronous communication (start-stop synchronization system).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

Baud rate: Embedded dedicated baud rate generator

External clock input possible

Internal clock (a clock supplied from 8-bit PPG timer ch1 or 16-bit PPG timer can be used.)

/w.DataSheet4U.com

- Asynchronization 9615 bps/31250 bps/4808 bps/2404 bps/1202 bps CLK synchronization 1 Mbps/500 kbps/250 kbps/125 kbps/62.5 kbps 12 MHz and 16 MHz
- Data length: 7 bit to 9 bit selective (without a parity bit) 6 bit to 8 bit selective (with a parity bit)
- Signal format: NRZ (Non Return to Zero) system
- Reception error detection:Framing error

Overrun error

Parity error (multi-processor mode is supported, enabling setup of any baud rate by an external clock.)

• Interrupt request: Receive interrupt (receive complete, receive error detection)


Transmit interrupt (transmission complete)

Transmit/receive conforms to extended intelligent I/O service (El²OS)


(1) Register Configuration

| | Serial control regis | ter 0,1 (S | SCR0, | SCR1 |) | | | | | | | | |
|----|---|----------------------------|----------|---------|--------|--------|--------|---------|-------|---------|-----------|--------------|----------------------------|
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7⊷ | | · · · ·bit 0 | Initial value |
| | 000021н 000025н | PEN | Р | SBL | CL | A/D | REC | RXE | TXE | | MR0, SN | ИR1) | Initial value 00000100в |
| | 000023H | R/W | R/W | R/W | R/W | R/W | W | R/W | R/W | | | | |
| | Serial mode register | er 0, 1 (S | MR0, 3 | SMR1 |) | | | | | | | | |
| | Address | bit 15··· | | ·bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000020н 000024н | (SCI | R0, SCR | 1) | MD1 | MD0 | CS2 | CS1 | CS0 | RESV | SCKE | SOE | 00000000в |
| et | 4U.com Serial status regist | er 0,1 (S | SR0, 5 | SSR1) | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | | | · · · ·bit 0 | Initial value |
| | 000023н 000027н | PE | ORE | FRE | RDRF | TRDE | - 1 | RIE | TIE | (SIDR0, | SIDR1/SOD | R0,SODR1) | 00001 - 00 B |
| | 0000278 | R | R | R | R | R | | R/W | R/W | | | | |
| | Serial input data re | gister 0, | 1 (SIDI | R0, S | IDR1) | | | | | | | | |
| | Address | bit 15 | | •bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000022н 000026н | (SSI | R0, SSR | 1) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX B |
| | | | | | R | R | R | R | R | R | R | R | |
| | Serial output data i | • | | | | , | | | | | | | |
| | Address 000022н | bit 15 | | • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000026н | (SSI | R0, SSR | 1) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX в |
| | Communications p | rocolor | oontro | Irogia | W | W | | | W | W | W | W | |
| | • Communications p Address | bit 15 | | 0 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| | 000028н | | isabled) | | MD | _ | _ | _ | DIV3 | DIV2 | DIV1 | DIVO | Initial value 0 1111 в |
| | 00002Ан | | | | R/W | | | | R/W | R/W | R/W | R/W | 0 11110 |
| | R/W :Reada R :Read W :Write o — :Resen X :Undefi RESV: Reser | only only ved ned | itable | | 10,00 | | | | | | | 1.7 * * | |





• UART1 (SCI)



10. DTP/External Interrupt Circuit


DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the F²MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for transmission to the F²MC-16LX CPU. DTP is used to activate the intelligent I/O service or interrupt processing. As request levels for IRQ2 to IRQ7, two types of "H" and "L" can be selected for the intelligent I/O service. Rising and falling edges as well as "H" and "L" can be selected for an external interrupt request. For IRQ0 and IRQ1, a request by a level cannot be entered, but both edges can be entered.

* : The external peripheral circuit is connected outside the MB90570/A series device.

Note : IRQ0 and IRQ1 cannot be used for the intelligent I/O service and return from an interrupt.

(1) Register Configuration

| DTP/interrupt factor | registe | er (EIR | R) | | | | | | | | | |
|--|--------------|---------|-----------|--------|--------|--------|-------|-------|-------|-----------|------------|---------------|
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| 000031н | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 | 7 | (ENIR |) | XXXXXXXXX B |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| DTP/interrupt enabl | e regis | ter (EN | IIR) | | | | | | | | | |
| Address I | oit 15 · · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000030н | (| EIRR) | Γ | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 | 00000000B |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Request level settin | g regis | ter (EL | VR) | | | | | | | | | |
| Address I | oit 15 · · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| Low order address 000032H | (EL\ | /R uppe | r) | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LB0 | LA0 | 00000000B |
| | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| High order address 000033H | LB7 | LA7 | LB6 | LA6 | LB5 | LA5 | LB4 | LA4 | | (ELVR lov | wer) | 00000000B |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | - | | | |
| R/W:Readable X:Undefine | | table | | | | | | | | | | |




11. Delayed Interrupt Generation Module


The delayed interrupt generation module generates interrupts for switching tasks for development on a real-time operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (EI²OS).

(1) Register Configuration



The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this register with "1" generates a delay interrupt request. Programming this register with "0" cancels a delay interrupt request. Upon a reset, an interrupt is canceled. The reserved bit area can be programmed with either "0" or "1". For future extension, however, it is recommended that bit set and clear instructions be used to access this register.



12. 8/10-bit A/D Converter

The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.


- Minimum conversion time: 26.3 μ s (at machine clock of 16 MHz, including sampling time)
- Minimum sampling time: 4 μ s/256 μ s (at machine clock of 16 MHz)
- Compare time: 176/352 machine cycles per channel (176 machine cycles are used for a machine clock below 8 MHz.)
- Conversion method: RC successive approximation method with a sample and hold circuit.
- 8-bit or 10-bit resolution

 Analog input pins: Selectable from eight channels by software Single conversion mode: Selects and converts one channel.
 Scan conversion mode:Converts two or more successive channels. Up to eight channels can be programmed. Continuous conversion mode: Repeatedly converts specified channels.
 Stop conversion mode:Stops conversion after completing a conversion for one channel and wait for the next activation (conversion can be started synchronously.)
 Interrupt requests can be generated and the extended intelligent I/O service (EI2OS) can be started after the

- Interrupt requests can be generated and the extended intelligent I/O service (EI²OS) can be started after the end of A/D conversion. Furthermore, A/D conversion result data can be transferred to the memory, enabling efficient continuous processing.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selected from software activation, and external trigger (falling edge).

(1) Register Configuration

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
|--|--------------|--------------------|-----------|----------------|--------|--------|---------|-------|---------|-------|------------|---------------|
| 000037н | BUSY | INT | INTE | PAUS | S STS1 | STS | STRT | RESV | / | (ADCS | 1) | 0000000 |
| | R/W | R/W | R/W | R/W | R/W | R/W | W | R/W | | | | |
| A/D control stat | tus reg | ister lo | wer d | ligits (A | DCS1) |) | | | | | | |
| Address | bit 15 · · · | | · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| сот 000036н | (A | DCS2) | | MD1 | MD0 | ANS2 | ANS1 | ANS0 | ANE2 | ANE1 | ANE0 | 00000000 |
| | •••••• | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| A/D data regist Address | | er digit bit 14 | • | CR2) bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| 000039н | DSEL | ST1 | ST0 | CT1 | ХСТО |) _ | D9 | D8 | 1 | (ADCR | 1) | 00001-XX |
| | W | W | W | W | W | | _ | | | | | |
| A/D data regist | er lowe | er digits | s (AD | CR1) | | | | | | | | |
| Address | bit 15 · · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 000038н | (A | DCR2) | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXX |
| | | | | R | R | R | R | R | R | R | R | |
| R/W :Readab R :Read or W :Write or | nly | ritable | | | | | | | | | | |




13. 8-bit D/A Converter

The 8-bit D/A converter, which is based on the R-2R system, supports 8-bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.

(1) Register Configuration


| | Address | bit 15 · · | | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|---------|--------------------|------------|----------|-----------|------------|------------|------------|------------|---------------|------------|-----------------|----------------------|----------------------------|
| | 00003Ан | ([| DADR1) | | DA07 | DA06 | DA05 | DA04 | DA03 | DA02 | DA01 | DA00 | XXXXXXXX |
| heet, | | | | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| • D/A c | onverter | data re | gister c | :h.1 (l | DADR1 |) | | | | | | | |
| | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 · | | ··· bit 0 | le tiel velve |
| | 00003Вн | DA17 | DA16 | DA15 | 5 DA14 | DA13 | DA12 | DA11 | DA10 |) | (DADR | 0) | Initial value XXXXXXXXB |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| | Address 00003Сн | ; | DACR1) | • · bit 8 | bit 7 — | bit 6 — | bit 5 — | bit 4 — | bit 3 — | bit 2 — | bit 1 — — | bit 0 DAE0 R/W | Initial value Ов |
| • D/A c | ontrol reg | jister 1 | (DACR | 1) | | | | | | | | | |
| | Address 00003D⊦ | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 DAE1 | _ | (DACR | •••• bit 0 0) | Initial value Ов |
| | | _ | | _ | _ | _ | — | _ | R/W | | | | |




14. Clock Timer

The clock timer control register (WTC) controls operation of the clock timer, and time for an interval interrupt.

(1) Register Configuration






15. Chip Select Output

This module generates a chip select signal for facilitating a memory and I/O unit, and is provided with eight chip select output pins. When access to an address is detected with a hardware-set area set for each pin register, a select signal is output from the pin.

(1) Register Configuration

| | Chip selection c | ontrol r | register | [.] 1, 3, | 5, 7 (C | SCR1, | CSCF | 3, CS | CR5, 0 | CSCR [®] | 7) | | |
|-------|--------------------------------------|--------------------|-------------|--------------------|---------|--------|--------|-------|--------|-------------------|-------------|-------------|---------------|
| | Address CSCR1: 000081н | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
| | CSCR3: 000083н CSCR5: 000085н | _ | — | | _ | ACTL | OPEL | CSA1 | CSA |) (CSCR0 | , CSCR2, CS | CR4, CSCR6) | |
| et4U. | соп CSCR7: 000087н | _ | — | _ | _ | R/W | R/W | R/W | R/W | | | | |
| | Chip selection c | ontrol r | register | [.] 0, 2, | 4, 6 (C | SCR0, | CSCF | 2, CS | CR4, (| CSCR | 6) | | |
| | Address I CSCR0: 000080⊬ | bit 15 · · · | | ·bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | | (CSCR1, CS | CR3, CSCR5, | CSCR7) | - | _ | — | _ | ACTL | OPEL | CSA1 | CSA0 | 0000 в |
| | CSCR6: 000086H | | | | — | — | — | — | R/W | R/W | R/W | R/W | |
| | | Readable served | e and wri | table | | | | | | | | | |



| Pin | CS | SA | Decede anace | Number of | Remarks |
|---------|----|----|--------------------|------------|---|
| name | 1 | 0 | Decode space | area bytes | Remarks |
| | 0 | 0 | F00000н to FFFFFFн | 1 Mbyte | |
| CS0 | 0 | 1 | F80000н to FFFFFн | 512 kbyte | Becomes active when the program ROM |
| 030 | 1 | 0 | FE0000H to FFFFFH | 128 kbyte | area or the program vector is fetched. |
| | 1 | 1 | — | Disabled | |
| 4U.com | 0 | 0 | E00000н to EFFFFFн | 1 Mbyte | |
| CS1 | 0 | 1 | F00000н to F7FFFFн | 512 kbyte | Adapted to the data ROM and RAM areas |
| 031 | 1 | 0 | FC0000H to FDFFFFH | 128 kbyte | and external circuit connection applica- tions. |
| | 1 | 1 | 68FF80н to 68FFFFн | 128 byte | |
| | 0 | 0 | 003000н to 003FFFн | 4 kbyte | |
| <u></u> | 0 | 1 | FA0000H to FBFFFFH | 128 kbyte | Adapted to the data ROM and RAM areas |
| CS2 | 1 | 0 | 68FF80н to 68FFFFн | 128 byte | and external circuit connection applica- tions. |
| | 1 | 1 | 68FF00н to 68FF7Fн | 128 byte | |
| | 0 | 0 | F80000н to F9FFFFн | 128 kbyte | |
| CS3 | 0 | 1 | 68FF00н to 68FF7Fн | 128 byte | Adapted to the data ROM and RAM areas |
| 633 | 1 | 0 | 68FE80н to 68FEFFн | 128 byte | and external circuit connection applica- tions. |
| | 1 | 1 | — | Disabled | |
| | 0 | 0 | 002800н to 002FFFн | 2 kbyte | |
| CS4 | 0 | 1 | 68FE80н to 68FEFFн | 128 byte | Adapted to the data ROM and RAM areas |
| 0.54 | 1 | 0 | — | Disabled | and external circuit connection applica- tions. |
| | 1 | 1 | — | Disabled | |
| | 0 | 0 | 68FF80н to 68FFFFн | 128 byte | |
| 005 | 0 | 1 | — | Disabled | Adapted to the data ROM and RAM areas |
| CS5 | 1 | 0 | — | Disabled | and external circuit connection applica- tions. |
| F | 1 | 1 | — | Disabled | |
| | 0 | 0 | 68FF00н to 68FF7Fн | 128 byte | |
| 000 | 0 | 1 | — | Disabled | Adapted to the data ROM and RAM areas |
| CS6 | 1 | 0 | — | Disabled | and external circuit connection applica- tions. |
| | 1 | 1 | — | Disabled | |
| CS7 | | | _ | Disabled | Disabled |

16. Communications Prescaler Register

This register controls machine clock division.

Output from the communications prescaler register is used for UART0 (SCI), UART1 (SCI), and extended I/O serial interface.

The communications prescaler register is so designed that a constant baud rate may be acquired for various machine clocks.

(1) Register Configuration

| et | | ns prescaler control | registe | er 0,1 (| CDCR | 0, CDC | CR1) | | | | |
|----|--------------------|-------------------------------------|---------|----------|-------|--------|-------|-------|-------|-------|---------------|
| | Address | bit 15 · · · · · · bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| | 000028н 00002Ан | (Disabled) | MD | - | _ | _ | DIV3 | DIV2 | DIV1 | DIV0 | 0 1111 в |
| | 00002/11 | · | R/W | | _ | | R/W | R/W | R/W | R/W | |
| | | Readable and writable: Reserved: | | | | | | | | | |

17. Address Match Detection Function

When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.


Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register Configuration

www.DataSheet<mark>#U</mark>

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
|--|-------|-------|-------|-------|-------|-------|---------|-------|-----------------------------|
| PADR0 (Low order address): $001FF0_H$ | | | | | | | | | XXXXXXXXB |
| | R/W | R/W | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| PADR0 (Middle order address): $001FF1_H$ | | | | | | | | | XXXXXXXX |
| | R/W | R/W | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| PADR0 (High order address): $001FF2_H$ | | | | | | | | | XXXXXXXXB |
| Program address detection registe | R/W | R/W | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| PADR1 (Low order address): $001FF3_H$ | | | | | | | | | XXXXXXXXB |
| | R/W | R/W | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| PADR1 (Middle order address): $001FF4_H$ | | | | | | | | | XXXXXXXX B |
| | R/W | R/W | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| PADR1 (High order address): 001FF5н | | | | | | | | | XXXXXXXX в |
| | R/W | R/W | |
| Program address detection control | | - | • | | L'1 0 | h'' 0 | 1. 11 A | L'I O | |
| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value 00000000 в |
| 00009Ен | RESV | RESV | RESV | RESV | AD1E | RESV | AD0E | RESV | 0000000B |
| | R/W | R/W | |
| R/W :Readable and writable X :Undefined | | | | | | | | | |
| RESV:Reserved bit | | | | | | | | | |


(2) Block Diagram



18. ROM Mirroring Function Selection Module


The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register Configuration



Note : Do not access this register during operation at addresses 004000_H to 00FFFF_H.

(2) Block Diagram



19. Low-power Consumption (Standby) Mode

The F²MC-16LX has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation clock (HCLK).

Main clock mode: A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the oscil lation clock (HCLK).

The PLL multiplication circuits stops in the main clock mode.

CPU intermittent operation mode

The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high-speed.


• Hardware standby mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes, modes other than the PLL clock mode are power consumption modes.

(1) Register Configuration

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 |) bit 9 | bit 8 | bit 7 | | ···· bit 0 | Initial value |
|-----------------|----------------------------------|--------|-----------|-----------|-----------|--------|---------|-------|-------|--------|------------|---------------|
| 0000A1 н | SCM | МСМ | WS1 | WS0 | SCS | MCS | CS1 | CS0 | | (LPMCI | R) | 111111100 B |
| | R | R | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Low-power cons | sumptic | on mod | e cor | ntrol reg | jister (l | | र) | | | | | |
| Address | bit 15 · · · | ••••• | • • bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| 0000А0н | (0 | KSCR) | | STP | SLP | SPL | RST | TMD | CG1 | CG0 | SSR | 00011000 B |
| | ····· | | | W | w | R/W | W | R/W | W | R/W | R/W | |
| R: | Readable Read onl Write on | y | table | | | | | | | | | |

(2) Block Diagram



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks |
|--|---------------|---------|-----------|------|-------------------------|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| | Vcc | Vss-0.3 | Vss + 6.0 | V | |
| | AVcc | Vss-0.3 | Vss + 6.0 | V | *1 |
| Power supply voltage | AVRH, AVRL | Vss-0.3 | Vss + 6.0 | V | *1 |
| | DVRH | Vss-0.3 | Vss + 6.0 | V | *1 |
| Input voltage | Vi | Vss-0.3 | Vss + 6.0 | V | *2 |
| Output voltage | Vo | Vss-0.3 | Vss + 6.0 | V | *2 |
| "L" level maximum output current | lol | | 15 | mA | *3 |
| "L" level average output current | IOLAV | | 4 | mA | *4 |
| "L" level total maximum output current | ΣΙοι | | 100 | mA | |
| "L" level total average output current | ΣΙοιαν | | 50 | mA | *5 |
| "H" level maximum output current | Іон | | -15 | mA | *3 |
| "H" level average output current | Іонач | | -4 | mA | *4 |
| "H" level total maximum output current | ΣІон | | -100 | mA | |
| "H" level total average output current | ΣΙοήαν | | -50 | mA | *5 |
| | _ | _ | 300 | mW | MB90573/4 MB90V570/A |
| Power consumption | PD | | 500 | mW | MB90574C |
| | | | 800 | mW | MB90F574/A |
| Operating temperature | TA | -40 | +85 | °C | |
| Storage temperature | Tstg | -55 | +150 | °C | |

*1 : Care must be taken that AVcc, AVRH, AVRL, and DVRH do not exceed Vcc. Also, care must be taken that AVRH and AVRL do not exceed AVcc, and AVRL does not exceed AVRH.

*2 : Vi and Vo shall never exceed Vcc + 0.3 V.

*3 : The maximum output current is a peak value for a corresponding pin.

*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

Note : Average output current = operating \times operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(AVss = Vss = 0.0 V)

| Deremeter | Symbol | Va | lue | l la it | Remarks |
|-----------------------|--------|-----|-----|---------|--|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| | Vcc | 3.0 | 5.5 | V | Normal operation (MB90574/C) |
| Power supply voltage | Vcc | 4.5 | 5.5 | V | Normal operation (MB90F574/A) |
| i owoi oupply voltago | Vcc | 3.0 | 5.5 | V | Retains status at the time of operation stop |
| Smoothing capacitor | Cs | 0.1 | 1.0 | μF | * |
| Operating temperature | TA | -40 | +85 | °C | |


2. Recommended Operating Conditions

* : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



3. DC Characteristics

| Demostration | 0 | | O a markit i a m | | Value | - | 11-14 | Dever |
|---|--------|---|---|-----------|-------|-----------|-------|------------|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| "H" level input voltage | Vihs | CMOS hysteresis input pin | Vcc = 3.0 V to 5.5 V | 0.8 Vcc | _ | Vcc + 0.3 | V | |
| | Vінм | MD pin input | (MB90573) (MB90574) | Vcc - 0.3 | | Vcc + 0.3 | V | |
| ^{4U.com} "L" level input voltage | Vils | CMOS hysteresis input pin | (MB90574) Vcc = 4.5 V to 5.5 V (MB90F574) | Vss – 0.3 | _ | 0.2 Vcc | V | |
| | VILM | MD pin input | | Vss – 0.3 | | Vss + 0.3 | V | |
| "H" level output voltage | Vон | Other than PA6 and PA7 | Vcc = 4.5 V Іон = -2.0 mA | Vcc-0.5 | _ | _ | V | |
| "L" level output voltage | Vol | All output pins | Vcc = 4.5 V IoL = 2.0 mA | _ | _ | 0.4 | V | |
| Open-drain output leakage current | lleak | PA6, PA7 | _ | | 0.1 | 5 | μΑ | |
| Input leakage current | lı∟ | Other than PA6 and PA7 | Vcc = 5.5 V Vss < Vi < Vcc | -5 | _ | 5 | μΑ | |
| Pull-up resistance | Rup | P00 to P07, P10 to P17, P60 to P67, RST, MD0, MD1 | _ | 15 | 30 | 100 | kΩ | |
| Pull-down resistance | RDOWN | MD0 to MD2 | _ | 15 | 30 | 100 | kΩ | |
| | Icc | Vcc | Internal operation | — | 30 | 40 | mA | MB90574 |
| | Icc | Vcc | at 16 MHz Vcc at 5.0 V | — | 85 | 130 | mA | MB90F574/A |
| | Icc | Vcc | Normal operation | — | 50 | 80 | mA | MB90574C |
| | Icc | Vcc | Internal operation | _ | 35 | 45 | mA | MB90574 |
| Power supply | Icc | Vcc | at 16 MHz Vcc at 5.0 V | — | 90 | 140 | mA | MB90F574/A |
| current | lcc | Vcc | A/D converter operation | | 55 | 85 | mA | MB90574C |
| | Icc | Vcc | Internal operation | _ | 40 | 50 | mA | MB90574 |
| | Icc | Vcc | at 16 MHz Vcc at 5.0 V | — | 95 | 145 | mA | MB90F574/A |
| | Icc | Vcc | D/A converter operation | | 65 | 85 | mA | MB90574C |

(Continued)

(Continued)

AVss, Vcc, Vss

| Deverseter | O week al | Din manua | O an allthan | | Value | | 11 | Demender |
|----------------------|-----------|-----------------------------------|---|-----|-------|-----|------|------------------------|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| | Icc | Vcc | When data written in flash mode programming of erasing | _ | 95 | 140 | mA | MB90F574// |
| | Iccs | Vcc | Internal operation | — | 7 | 12 | mA | MB90574 |
| 4U.com | Iccs | Vcc | at 16 MHz Vcc = 5.0 V | | 5 | 10 | mA | MB90F574/ |
| | Iccs | Vcc | In sleep mode | | 15 | 20 | mA | MB90574C |
| | Icc∟ | Vcc | Internal operation | | 0.1 | 1.0 | mA | MB90574 |
| | Icc∟ | Vcc | at 8 kHz Vcc = 5.0 V | | 4 | 7 | mA | MB90F574/A |
| Power supply | Iccl | Vcc | $T_A = +25^{\circ}C$ Subsystem operation | _ | 0.03 | 1 | mA | MB90574C |
| current | Iccls | Vcc | Internal operation | | 30 | 50 | μA | MB90574 |
| | Iccls | Vcc | at 8 kHz Vcc = 5.0 V | _ | 0.1 | 1 | mA | MB90F574/ |
| | Iccls | Vcc | $T_A = +25^{\circ}C$ In subsleep mode | _ | 10 | 50 | μA | MB90574C |
| | Ісст | Vcc | Internal operation | | 15 | 30 | μA | MB90574 |
| | Ісст | Vcc | at 8 kHz Vcc = 5.0 V | | 30 | 50 | μA | MB90F574/ |
| | Ісст | Vcc | $T_A = +25^{\circ}C$ In clock mode | _ | 1.0 | 30 | μA | MB90574C |
| | Іссн | Vcc | T . 25°C | | 5 | 20 | μA | MB90574 |
| | Іссн | Vcc | - T _A = +25°C In stop mode | | 0.1 | 10 | μA | MB90F574// MB90574C |
| Input capacitance | Сім | Other than AVcc, AVss, Vcc, | _ | _ | 10 | 80 | pF | |

4. AC Characteristics


(1) Reset, Hardware Standby Input Timing


| | | (AV | cc = Vcc = 5 | .0 V ±10%, AVss = V | /ss = 0.0 | V, IA = | = –40°C to +85°C) |
|-----------------------------|---------------|------|--------------|--|-----------|---------|------------------------|
| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
| Farameter | Symbol | name | Condition | Min | Max | Unit | Relliarks |
| Reset input time | trstl | RST | | 4 tcp | | ns | Under normal operation |
| | IKSIL | NOT | _ | Oscillation time of oscillator * + 4 tcp | — | ms | In stop mode |
| Hardware standby input time | t HSTL | HST | 1 | 4 tcp | — | ns | |

 * : Oscillation time of oscillator is time that the amplitude reached the 90 %. In the crystal oscillator, the oscillation time is between several ms to tens ms. In FAR/ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

Note : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Under Normal operation $\frac{RST}{HST} \xrightarrow{tract, thest} 0.2 V_{CC} \xrightarrow{0.2 V_{CC}} 0.2 V_{CC}$ In Stop Mode $\frac{RST}{90 \% \text{ of amplitude}} \xrightarrow{0.2 V_{CC}} 0.2 V_{CC} \xrightarrow{0.2 V_{CC}} 0.2 V_{CC}$





(2) Specification for Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condi- | Va | lue | Unit | Remarks |
|---------------------------|------------|-------------|--------|------|-----|------|----------------------------|
| Farameter | Symbol | FIII Haille | tion | Min | Max | Unit | Relliarks |
| Power supply rising time | t R | Vcc | | 0.05 | 30 | ms | * |
| Power supply cut-off time | toff | Vcc | — | 4 | _ | ms | Due to repeated operations |

*: Vcc must be kept lower than 0.2 V before power-on.

www.DataSheeNotene The above ratings are values for causing a power-on reset.

• There are internal registers which can be initialized only by a power-on reset.


Apply power according to this rating to ensure initialization of the registers.

| + 2.7 V 0.2 V → toFF → 0.2 V |
|---|
| e power supply voltage may cause a power-on reset. supply voltage while the device is in operation, it is recommended to raise the voltage fluctuations as shown below. |
| e supply voltage with the PLL clock not used. If the voltage drop is 1 V/s or fewer per sec- |
| |
| 5 |


(3) Clock Timings


| | | (AVcc = V | /cc = 5.0 V | ±10%, / | AVss = Vs | ss = 0.0 | V, T _A = | -40°C to +85°C) |
|-----------------------------------|---------------|-----------|-------------|---------|-----------|----------|---------------------|--|
| Parameter | Symbol | Pin name | Condi- | | Value | | Unit | Remarks |
| Falameter | Symbol | i in name | tion | Min | Тур | Мах | Onit | Renarks |
| Clock frequency | Fc | X0, X1 | | 3 | — | 16 | MHz | |
| Clock liequency | Fc∟ | X0A, X1A | | _ | 32.768 | | kHz | |
| Clock avala tima | t HCYL | X0, X1 | | 62.5 | | 333 | ns | |
| Clock cycle time | t lcyl | X0A, X1A | | _ | 30.5 | _ | μs | |
| 4U.com Input clock pulse width | Рwн, Pwl | XO | | 10 | _ | _ | ns | Recommend duty ratio of 30% to 70% |
| | Pwlh, Pwll | X0A | | _ | 15.2 | | μs | |
| Input clock rising/falling time | tcr, tcf | X0, X0A | _ | _ | _ | 5 | ns | External clock operation |
| Internal operating clock fre- | fср | _ | | 1.5 | _ | 16 | MHz | Main clock op- eration |
| quency | flcp | _ | | _ | 8.192 | _ | kHz | Subclock oper- ation |
| Internal operating clock cycle | tср | _ | | 62.5 | _ | 333 | ns | External clock operation |
| time | t lcp | _ | | _ | 122.1 | _ | μs | Subclock oper- ation |
| Frequency fluctuation rate locked | Δf | — | | | _ | 5 | % | * |


* : The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.




The PLL frequency deviation changes periodically from the preset frequency "(about $CLK \times (1CYC \text{ to } 50 \text{ CYC})$ ", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).












(4) Recommended Resonator Manufacturers



• Mask ROM product (MB90574)

| Resonator manufacturer* | Resonator | Frequency (MHz) | C₁ (pF) | C₁ (pF) | R |
|----------------------------|-------------------------------|-----------------|----------|----------|-------------|
| | CSA2.00MG040 | 2.00 | 100 | 100 | No required |
| | CSA4.00MG040 | 4.00 | 100 | 100 | No required |
| Murata Mfg. Co., Ltd. | CSA8.00MTZ | 8.00 | 30 | 30 | No required |
| | CSA16.00MXZ040 | 16.00 | 15 | 15 | No required |
| | CSA32.00MXZ040 | 32.00 | 5 | 5 | No required |
| | CCR3.52MC3 to CCR6.96MC3 | 3.52 to 6.96 | Built-in | Built-in | No required |
| TDK Corporation | CCR7.0MC5 to CCR12.0MC5 | 7.00 to 12.00 | Built-in | Built-in | No required |
| | CCR20.0MSC6 to CCR32.0MSC6 | 20.00 to 32.00 | Built-in | Built-in | No required |

(Continued)

(Continued)


| Resonator manufacturer* | Resonator | Frequency (MHz) | C₁ (pF) | C₂ (pF) | R |
|---------------------------------|--|---------------------|----------|----------|-------------|
| | CSA2.00MG040 | 2.00 | 100 | 100 | No required |
| | CSA4.00MG040 | 4.00 | 100 | 100 | No required |
| Murata Mfg. Co., Ltd. | CSA8.00MTZ | 8.00 | 30 | 30 | No required |
| | CSA16.00MXZ040 | 16.00 | 15 | 15 | No required |
| U.com | CSA32.00MXZ040 | 32.00 | 5 | 5 | No required |
| | CCR3.52MC3 to CCR6.96MC3 | 3.52 to 6.96 | Built-in | Built-in | No required |
| TDK Corporation | CCR7.0MC5 to CCR12.0MC5 | 7.00 to 12.00 | Built-in | Built-in | No required |
| | CCR20.0MSC6 to CCR32.0MSC6 | 20.00 to 32.00 | Built-in | Built-in | No required |
| Murata Euro | o., Ltd. tronics North America, I pe Management GmbH tronics Singapore (Pte.) | l: TEL 49-911-66870 | 300 | | |
| Chicago Re •TDK Electro | ation of America gional Office: TEL 1-70 nics Europe GmbH | | | | |
| - | s Division: TEL 49-2102 ore (PTE) Ltd.: TEL 65- | | | | |

- •TDK Hongkong Co., Ltd.: TEL: 852-736-2238
- •Korea Branch, TDK Corporation: TEL 82-2-554-6636

(5) Clock Output Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|-----------------------------------|--------------|----------|-----------|------|-----|------|----------|
| Falameter | Symbol | Finname | Condition | Min | Max | Unit | itema ka |
| Cycle time | t cyc | CLK | | 62.5 | — | ns | |
| $CLK \uparrow \to CLK \downarrow$ | tchc∟ | CLK | | 20 | — | ns | |




(6) Bus Read Timing

| | | (AVcc : | $=$ Vcc $=$ 5.0 V \pm 10 | %, AVss = Vss | $s = 0.0 V, I_A =$ | = –40°0 | $(0.485^{\circ}C)$ |
|--|---------------|-------------------------------------|----------------------------|----------------------------|--------------------|---------|--------------------|
| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
| i alameter | Oymbol | 1 in name | Condition | Min | Мах | onic | itema ka |
| ALE pulse width | t lhll | ALE | | 1 tcp*/2-20 | | ns | |
| Effective address \rightarrow ALE \downarrow time | tavll | ALE, A23 to A16, AD15 to AD00 | | 1 tcp*/2 – 20 | _ | ns | |
| ALE $\downarrow \rightarrow$ address effective time | tLLAX | ALE, AD15 to AD00 | | 1 tcp*/2 – 15 | — | ns | |
| $ \begin{array}{c} \text{Effective address} \rightarrow \\ \overline{\text{RD}} \downarrow \text{time} \end{array} $ | t avrl | RD, A23 to A16, AD15 to AD00 | | 1 tcp* – 15 | _ | ns | |
| Effective address \rightarrow valid data input | t avdv | A23 to A16, AD15 to AD00 | | _ | 5 tcp*/2-60 | ns | |
| RD pulse width | t rlrh | RD | | 3 t _{CP} */2 - 20 | | ns | |
| $\overline{RD} \downarrow \rightarrow valid data input$ | t RLDV | RD, AD15 to AD00 | _ | _ | 3 tcp*/2-60 | ns | |
| $\overline{RD} \uparrow \rightarrow data hold time$ | t RHDX | RD, AD15 to AD00 | | 0 | — | ns | |
| $\overline{RD} \uparrow \rightarrow ALE \uparrow time$ | t RHLH | ALE, RD | | 1 t _{CP} */2 – 15 | | ns | |
| $\overline{\text{RD}} \uparrow \rightarrow \text{address}$ effective time | t RHAX | ALE, A23 to A16 | | 1 tcp*/2 – 10 | — | ns | |
| Effective address \rightarrow CLK \uparrow time | tavch | CLK, A23 to A16, AD15 to AD00 | | 1 tcp*/2 – 20 | _ | ns | |
| $\overline{RD}\downarrow \to CLK\uparrowtime$ | t RLCH | CLK, RD | | 1 t _{CP} */2 – 20 | | ns | |
| ALE $\downarrow \rightarrow \overline{RD} \downarrow$ time | t ALRL | ALE, RD | | 1 tcp*/2 – 15 | — | ns | |

 $(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."




(7) Bus Write Timing

| | | (AVcc : | $=$ Vcc $=$ 5.0 V $\pm 10^{\circ}$ | %, AVss = Vss | $= 0.0 V, T_A =$ | : –40°0 | C to +85°C) |
|---|---------------|--|------------------------------------|---------------|------------------|---------|-------------|
| Parameter | Symbol | Pin name | Condition | Val | ue | Unit | Remarks |
| Faialletei | Symbol | Fininame | Condition | Min | Max | Unit | Neillai KS |
| $\frac{\text{Effective address}}{\text{WR}} \downarrow \text{time}$ | t avwl | WRL, WRH, A23 to A16, AD15 to AD00 | | 1 tcp – 15 | _ | ns | |
| WR pulse width | twlwн | WRL, WRH | | 3 tcp*/2 - 20 | _ | ns | |
| Write data $\rightarrow \overline{WR} \uparrow$ time | t dvwh | WRL, WRH, AD15 to AD00 | | 3 tcp*/2 - 20 | — | ns | |
| $\overline{WR} \uparrow \rightarrow data hold time$ | t whdx | WRL, WRH, AD15 to AD00 | | 20 | _ | ns | |
| $\overline{WR} \uparrow \rightarrow address$ effective time | t whax | WRL, WRH, A23 to A16 | | 1 tcp*/2 – 10 | — | ns | |
| $\overline{WR} \uparrow \rightarrow ALE \uparrow time$ | twn∟h | ALE, WRL | | 1 tcp*/2 – 15 | — | ns | |
| $\overline{WR} \downarrow \rightarrow CLK \uparrow time$ | t wLCH | CLK, WRH | | 1 tcp*/2 - 20 | | ns | |

.... 0 0 1 1


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(8) Ready Input Timing

| | | (AVcc = | · Vcc = 5.0 V ±10%, | AVss = Vss = | = 0.0 V, T _A = | -40°C | c to +85°C) |
|----------------|---------------|-------------|---------------------|--------------|---------------------------|-------|-------------|
| Baramotor | Symbol | Pin name | n name Condition | | lue | Unit | Remarks |
| Parameter | Symbol | Fill Hallie | Condition | Min | Max | Unit | ILCIIIAI KS |
| RDY setup time | t RYHS | RDY | | 45 | _ | ns | |
| RDY hold time | t ryhh | RDY | | 0 | | ns | |

Note : Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(9) Hold Timing

(AVcc = Vcc = 5.0 V ±10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|--|---------------|-------------|-----------|--------|----------------|------|---------|
| Falameter | Symbol | Fill Hallie | Condition | Min | Max | Unit | Remarks |
| $\frac{\text{Pins in floating status}}{\text{HAK}} \downarrow \text{time}$ | t xhal | HAK | | 30 | 1 tcp* | ns | |
| $\overline{HAK} \uparrow \rightarrow pin valid time$ | t HAHV | HAK | | 1 tcp* | 2 t cp* | ns | |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Note : More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(10) UART0 (SCI), UART1 (SCI) Timing

| | | (AVcc = | = Vcc = 5.0 V ±10%, | AVss = Vss | = 0.0 V, TA : | = -40° | C to +85°C) |
|---|---------------|-------------------------------|--|---------------------|---------------|--------|-------------|
| Parameter | Symbol | Pin name | Condition | Value | | Unit | Remarks |
| Farameter | Symbol | Finname | Condition | Min | Max | | Neillai KS |
| Serial clock cycle time | t scyc | SCK0 to SCK4 | | 8 tcp* | | ns | |
| $\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$ | t slov | SCK0 to SCK4, SOT0 to SOT4 | Internal shift clock mode | - 80 | 80 | ns | |
| Valid SIN → SCK ↑ 4U.com | t ivsh | SCK0 to SCK4, SIN0 to SIN4 | C∟ = 80 pF + 1 TTL for an | 100 | | ns | |
| $\begin{array}{l} SCK^{\uparrow}\tovalidSINhold\\ time \end{array}$ | tsнıx | SCK0 to SCK4, SIN0 to SIN4 | output pin | 60 | | ns | |
| Serial clock "H" pulse width | tsнs∟ | SCK0 to SCK4 | | 4 t _{CP} * | _ | ns | |
| Serial clock "L" pulse width | t slsh | SCK0 to SCK4 | External shift | 4 t _{CP} * | _ | ns | |
| $\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$ | t slov | SCK0 to SCK4, SOT0 to SOT4 | clock mode C∟ = 80 pF + 1 TTL for an | _ | 150 | ns | |
| Valid SIN \rightarrow SCK \uparrow | t ivsh | SCK0 to SCK4, SIN0 to SIN4 | output pin | 60 | | ns | |
| $\begin{array}{l} \text{SCK} \uparrow \rightarrow \text{valid} \text{SIN} \text{hold} \\ \text{time} \end{array}$ | tsнıx | SCK0 to SCK4, SIN0 to SIN4 | | 60 | _ | ns | |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Notes : • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.



(11) Timer Input Timing

| | | (AVcc = | = Vcc = 5.0 V ±10%, | AVss = Vss = | = 0.0 V, T _A = | -40°0 | C to +85°C) |
|-------------------|-----------------|------------|---------------------|--------------|---------------------------|---------|-------------|
| Parameter Symbol | | Pin name | Condition | Va | Unit | Remarks | |
| Farameter | Symbol | Finitianie | Condition | Min | Max | Unit | Itema ka |
| Input pulse width | tтıwн, t⊤ıw∟ | INO, IN1 | | 4 tcp* | _ | ns | |


* : For t_{CP} (internal operating clock cycle time), refer to "(3) Clock Timings."



(12) Timer Output Timing

(AVcc = Vcc = $5.0 \text{ V} \pm 10\%$, AVss = Vss = 0.0 V, T_A = -40°C to $+85^{\circ}\text{C}$)

| Parameter | Svmbol | Pin name | Condition | Va | ue | Unit | Remarks |
|---|--------|-----------------------------|-----------|-----|-----|------|---------|
| Faiametei | Symbol | i ili name | Condition | Min | Мах | onic | Nema KS |
| $CLK \uparrow \rightarrow T_{OUT}$ transition time | tто | OUT0 to OUT3, PPG0, PPG1 | | 30 | _ | ns | |



(13) Trigger Input Timing


| | 1 | <u> </u> | | 1 | | 0.0 1 | $/, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}$ |
|--------------------------------|---------------|---------------------------------|-----------|--------|-----|-------|---|
| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
| i arameter | Cymsor | i in name | Condition | Min | Max | 0 | Kemarko |
| Input pulse width | trrgh | IRQ0 to IRQ7, ADTG, IN0, IN1 | | 5 tcp* | _ | ns | Under normal operation |
| | t trgl | IRQ0 to IRQ5 | | 1 | | μs | In stop mode |
| IRQ0 to IRQ7 ADTG, IN0, IN1 | | 0.8 Vcc | | | 0. | 2 Vcc | |

(14) Chip Select Output Timing

| | $(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to}$ | | | | | | | |
|--------------|---|---------------|-----------------------------|-----------|---------------|---------------|---------|---------|
| | Parameter | Symbol | Pin name | Condition | Va | Unit | Pomarke | |
| | Farameter | Symbol | Fininanie | Condition | Min Max | | Unit | Remarks |
| | Valid chip select output \rightarrow Valid data input time | tsvdv | CS0 to CS7, AD15 to AD00 | | _ | 5 tcp*/2 – 60 | ns | |
| www.DataShee | $\overline{RD} \uparrow \rightarrow chip \ select$ output effective time | t RHSV | RD, CS0 to CS7 | | 1 tcp*/2 – 10 | _ | ns | |
| | $\overline{\text{WR}} \uparrow \rightarrow \text{chip select}$ output effective time | t whsv | CS0 to CS7, WRL, WRH | — | 1 tcp*/2 – 10 | _ | ns | |
| | Valid chip select output \rightarrow CLK \uparrow time | tsvcн | CLK, CS0 to CS7 | | 1 tcp*/2 – 20 | _ | ns | |

-----**١**/

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(15) I²C Timing


| | | (AVcc | = Vcc = 2.7 | V to 5.5 V, AV | ss = Vss = 0.0 V | ′, T _A = | -40°C to +85°C | |
|---|----------------|--------------------------|-------------|---------------------|---------------------|---------------------|----------------|--|
| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks | |
| Farameter | Symbol | Symbol Fin hame Conditio | | Min | Мах | Unit | Remarks | |
| Internal clock cycle time | t CP | — | | 62.5 | 666 | ns | All products | |
| Start condition output | t stao | | | tcp×m×n/2-20 | tcp×m×n/2+20 | ns | | |
| Stop condition output | tsтоо | SDA,SCL | | tc⊧(m×n/ 2+4)-20 | tc⊧(m×n/ 2+4)+20 | ns | Only as maste | |
| Start condition detection | t stai | | | 3tcp+40 | _ | ns | | |
| Stop condition detection | t stoi | - | | 3tcp+40 | | ns | Only as slave | |
| SCL output "L" width | t LOWO | | | tcp×m×n/2-20 | tcp×m×n/2+20 | ns | | |
| SCL output "H" width | tніgнo | SCL | _ | tc⊧(m×n/ 2+4)-20 | tc⊧(m×n/ 2+4)+20 | ns | Only as master | |
| SDA output delay time | tDOO | SDA,SCL | | 2tcp-20 | 2tcp+20 | ns | | |
| Setup after SDA output interrupt period | toosuo | | SDA,SCL | | 4tcp-20 | _ | ns | |
| SCL input "L" width | t∟owi | 001 | | 3tcp+40 | _ | ns | | |
| SCL input "H" width | t HIGHI | SCL | | tcp+40 | — | ns | | |
| SDA input setup time | tsui | | | 40 | _ | ns | | |
| SDA input hold time | tноі | SDA,SCL | | 0 | _ | ns | | |

Notes : • "m" and "n" in the above table represent the values of shift clock frequency setting bits (CS4-CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

• toosuo represents the minimum value when the interrupt period is equal to or greater than the SCL "L" width.

• The SDA and SCL output values indicate that rise time is 0 ns.

• For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."




(16) Pulse Width on External Interrupt Pin at Return from STOP Mode

 $(AV_{CC} = V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|-------------------|------------------|--------------|-----------|--------|-----|------|---------|
| Falanetei | Symbol | | Condition | Min | Max | Unit | Remarks |
| Input pulse width | tirqwh tirqwl | IRQ2 to IRQ7 | _ | 6tcp * | — | ns | |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Symbol Pin name Condition | | | | Unit | |
|--|--------|---------------------------|--|-----------------|------------------|------------------|------|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit |
| Resolution | — | — | | — | 8/10 | | bit |
| Total error | _ | — | | _ | _ | ±5.0 | LSB |
| Non-linear error | | _ | | | | ±2.5 | LSB |
| Differential linearity error | | | _ | | | ±1.9 | LSB |
| Zero transition voltage | Vот | AN0 to AN7 | | –3.5 LSB | +0.5 LSB | +4.5 LSB | mV |
| Full-scale transition voltage | Vfst | AN0 to AN7 | | AVRH 6.5 LSB | AVRH -1.5 LSB | AVRH +1.5 LSB | mV |
| A/D conversion time | | | $V_{CC} = 5.0 \text{ V} \pm 10\%$ at machine clock of 16 MHz | 416tcp | | _ | μs |
| Sampling period | | | V_{CC} = 5.0 V ±10% at machine clock of 6 MHz | 64tcp | _ | _ | μs |
| Analog port input current | lain | AN0 to AN7 | | | _ | 10 | μA |
| Analog input voltage | VAIN | AN0 to AN7 | | AVRL | | AVRH | V |
| Reference | _ | AVRH | | AVRL +3.0 | | AVcc | V |
| voltage | | AVRL | | 0 | | AVRH -3.0 | V |
| | la | AVcc | - | — | 5 | _ | mA |
| Power supply current | Іан | AVcc | CPU stopped and 8/10-bit A/D converter not in operation ($V_{CC} = AV_{CC} = AV_{RH} = 5.0 V$) | _ | _ | 5 | μΑ |
| | IR | AVRH | | | 400 | | μA |
| Reference voltage supply current | Irh | AVRH | CPU stopped and 8/10-bit A/D converter not in operation ($V_{CC} = AV_{CC} = AV_{RH} = 5.0 V$) | | | 5 | μΑ |
| Offset between channels | | AN0 to AN7 | _ | | _ | 4 | LSB |


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error:The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit MB90V570/V570A/573/574 are 5 k Ω or lower, MB90F574/574A/ 574C are 10 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



• Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.

8. D/A Converter Electrical Characteristics


| | (A | Vcc = Vcc = DV | $cc = 5.0 V \pm 100$ | 10%, AVss | = Vss = DV | /ss = 0. | 0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$) |
|----------------------------------|--------|----------------|----------------------|-----------|------------|----------|---|
| Parameter | Symbol | Pin name | | Value | | Unit | Remarks |
| Farameter | Symbol | Fin name | Min | Тур | Мах | Unit | Remarks |
| Resolution | — | — | — | 8 | — | bit | |
| Differential linearity error | _ | | — | — | ±0.9 | LSB | |
| Absolute accuracy | — | — | — | | ±1.2 | % | |
| Linearity error | _ | — | | | ±1.5 | LSB | |
| Conversion time | — | — | _ | 10 | 20 | μs | Load capacitance: 20 pF |
| Analog reference voltage | | DVcc | Vss + 3.0 | _ | AVcc | V | |
| Reference voltage supply current | Idvr | DVcc | — | 120 | 300 | μA | Conversion under no load |
| supply current | DVRS | DVcc | _ | | 10 | μA | In sleep mode |
| Analog output impedance | | | _ | 20 | | kΩ | |

9. Flash Memory Program/Erase Characteristics


| Parameter | Condition | | Value | | Unit | Remarks | |
|-------------------------------------|--|---------|-------|-------|-------|---|--|
| Parameter | Condition | Min | Тур | Max | Unit | Reindiks | |
| Sector erase time | | _ | 1.5 | 30 | S | Except for the write time before internal erase operation | |
| Chip erase time | T _A = + 25°C V _{CC} = 5.0 V | _ | 13.5 | | S | Except for the write time before internal erase operation | |
| Word (16bit width) programming time | | _ | 32 | 1,000 | μs | Except for the over head time of the system | |
| Program/Erase time | _ | 10,000 | _ | — | cycle | | |
| Data hold time | | 100,000 | _ | — | h | | |

■ EXAMPLE CHARACTERISTICS


(1) Power Supply Current (MB90574)









⁽Continued)




(2) Power Supply Current (MB90F574)












(3) Power Supply Current (MB90574C)














ORDERING INFORMATION

| Part number | Package | Remarks |
|---|--|---------|
| MB90573PFF MB90574PFF MB90F574PFF MB90F574APFF | 120-pin Plastic LQFP (FPT-120P-M05) | |
| MB90573PFV MB90574PFV MB90574CPFV MB90F574PFV MB90F574PFV | 120-pin Plastic QFP (FPT-120P-M13) | |
| MB90574CPMT MB90F574APMT | 120-pin Plastic LQFP (FPT-120P-M21) | |







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0111 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.