

HT1380/HT1381 Serial Timekeeper Chip

Features

- Operating voltage: 2.0V~5.5V
- Maximum input serial clock: 500kHz at V_{DD}=2V, 2MHz at V_{DD}=5V
- Operating current: less than 400nA at 2V, less than 1.2μA at 5V
- TTL compatible
 - V_{IH} : 2.0V~ V_{DD} +0.3V at V_{DD} =5V
 - V_{IL} : -0.3V~+0.8V at V_{DD} =5V

- Two data transmission modes: single-byte, or burst mode
- Serial I/O transmission
- All registers store BCD format
- HT1380: 8-pin DIP package HT1381: 8-pin SOP package

Applications

Microcomputer serial clock


General Description

The HT1380/HT1381 is a serial timekeeper IC which provides seconds, minutes, hours, day, date, month and year information. The number of days in each month and leap years are automatically adjusted. The HT1380/HT1381 is designed for low power consumption and can operate in two modes: one is the 12-hour mode with an AM/PM indicator, the other is the 24-hour mode.


· Clock and Calendar

The HT1380/HT1381 has several registers to store the corresponding information with 8-bit data format. A 32768Hz crystal is required to provide the correct timing. In order to minimize the pin number, the HT1380/HT1381 use a serial I/O transmission method to interface with a microprocessor. Only three wires are required: (1) $\overline{\text{REST}}$, (2) SCLK and (3) I/O. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.

Block Diagram



Pin Assignment





Pad Assignment

X1 1 7 VDD X2 2 6 SCLK VSS 3 4 REST

Pad Coordinates

Unit: µm

Pad No.	X	Y
1	-851.40	775.00
2	-851.40	494.60
3	-844.40	-203.90
4	845.90	-618.30
5	848.40	-4.30
6	845.90	332.60
7	844.40	572.60

Chip size: $2010\times1920~(\mu m)^2$

Pad Description

Pad No.	Pad Name	I/O	Internal Connection	Description
1	X1	I	CMOS	32768Hz crystal input pad
2	X2	О	CMOS	Oscillator output pad
3	VSS	_	CMOS	Negative power supply, ground
4	REST	I	CMOS	Reset pin with serial transmission
5	I/O	I/O	CMOS	Data input/output pin with serial transmission
6	SCLK	I	CMOS	Serial clock pulse pin with serial transmission
7	VDD		CMOS	Positive power supply

Absolute Maximum Ratings

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input Voltage V_{SS} -0.3V to V_{DD} +0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

^{*} The IC substrate should be connected to VSS in the PCB layout artwork.



D.C. Characteristics

 $Ta=25^{\circ}C$

G 1.1	D 4	Т	est Conditions	3.41		Max.	T7 *4
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	max.	Unit
$V_{ m DD}$	Operating Voltage	_	_	2	_	5.5	V
T	Stondby Comment	2V		_	_	100	nA
I_{STB}	Standby Current	5V	_		_	100	nA
T	0	2V	NT - 1 1	_	0.7	1.0	μА
1DD	I _{DD} Operating Current		No load		0.7	1.2	μА
T	G G	2V	V _{OH} =1.8V	-0.2	-0.4		mA
I_{OH}	Source Current		V_{OH} =4.5 V	-0.5	-1.0		mA
т	G: 1 G	2V	V _{OL} =0.2V	0.7	1.5		mA
$ m I_{OL}$	Sink Current	5V	$V_{\rm OL}$ =0.5 V	2.0	4.0		mA
V_{IH}	"H" Input Voltage	5V	_	2	_		V
V_{IL}	"L" Input Voltage	5V	_		_	0.8	V
$f_{ m OSC}$	System Frequency	5V	32768Hz X'TAL	_	32768	_	Hz
· c	Gardal Olask	2V			_	0.5	MHz
$ m f_{SCLK}$	Serial Clock	5V	_		_	2	MHz

^{*} I_{STB} is specified with SCLK, I/O, \overline{REST} open. The clock halt bit must be set to logic 1 (oscillator disabled).

A.C. Characteristics

 $Ta=25^{\circ}C$

Ch -1	Damamatan	Tes	t Conditions	M:	Max.	Unit	
Symbol	Parameter	V _{DD}	Conditions	Min.	Max.	Omi	
too	Data to Clask Satur	2V		200	_	200	
$ m t_{DC}$	Data to Clock Setup	5V		50	_	ns	
t	Clock to Data Hold	2V	_	280	_		
${ m t_{CDH}}$	Clock to Data Hold	5V	_	70		ns	
+	Cleals to Data Dalass	2V	_	_	— 800		
$ m t_{CDD}$	Clock to Data Delay	5V	_	_	200	ns	
+	Clock Low Time	2V	_	1000	_		
$ m t_{CL}$	Clock Low Time	5V	_	250	_	ns	
4	Clark III al Mina	2V	_	1000	_		
$ m t_{CH}$	Clock High Time	5V	_	250	_	ns	
f	Clear Francisco	2V	_	_	0.5	MHz	
$ m f_{CLK}$	Clock Frequency	5V		D.C.	2.0	MITZ	



Cb-al	Parameter	Tes	t Conditions	Min.	Max.	Unit		
Symbol	Parameter	V_{DD}	Conditions	wiin.	Max.			
$t_{\rm r}$	Clock Rise and Fall Time	2V		_	2000	~		
t_{f}	Clock Rise and Fall Time	5V	_	_	500	ns		
+	Donat to Clock Coturn	2V	_	4	_			
$ m t_{CC}$	Reset to Clock Setup	5V	_	1	_	us		
+	Clark Dansk Hald	2V	_	240	_			
${ m t_{CCH}}$	Clock to Reset Hold	5V	_	60	_	ns		
+	Reset Inactive Time	2V	_	4	_			
${ m t_{CWH}}$	Reset mactive 11me	5V	_	1	_	us		
tana	Danat to I/O II; ab Immadan a	2V	_		280	~		
$ m t_{CDZ}$	Reset to I/O High Impedance	5V	_	_	70	ns		

Functional Description

The HT1380/HT1381 mainly contains the following internal elements: a data shift register array to store the clock/calendar data, command control logic, oscillator circuit and read timer clock. The clock is contained in eight read/write registers as shown below. Data contained in the clock register is in binary coded decimal format.

Two modes are available for transferring the data between the microprocessor and the

HT1380/HT1381. One is in single-byte mode and the other is in multiple-byte mode.

The HT1380/HT1381 also contains two additional bits, the clock halt bit (CH) and the write protect bit (WP). These bits control the operation of the oscillator and so data can be written to the register array. These two bits should first be specified in order to read from and write to the register array properly.

Command byte

For each data transfer, a Command Byte is initiated to specify which register is accessed. This is to determine whether a read, write, or test cycle is operated and whether a single byte or burst mode transfer is to occur. Refer to the table shown below and follow the steps to write the data to the chip. First give a Command Byte of HT1380/HT1381, and then write a data in the register.

This table illustrates the correlation between Command Byte and their bits:

	Command Byte							
Function Description	C7	C6	C5	C4	C3	C2	C1	CO
Select Read or Write Cycle								R/W
Specify the Register to be Accessed					A2	A1	A0	
Clock Halt Flag	C							
For IC Test Only	1	0	0	1	x	X	x	1
Select Single Byte or Burst Mode	1	0	1	1	1	1	1	X

Note: "x" stands for don't care



The following table shows the register address and its data format:

Register	Range			Regi	ster l	Defin	ition			Address	Bit	Command									
Name	Data	D7	D6	D5	D4	D 3	D2	D1	D0	A2~A0	R/W	Byte									
Seconds	00~59	СН	1	0 SE	С		SEC		SEC		SEC		SEC		SEC		SEC		000	W R	10000000 10000001
Minutes	00~59	0	1	0 MI	N		MIN			001	W R	10000010 10000011									
Hours	01~12 00~23	12\ 24	0	AP 10	HR HR		HOUR		010	W R	10000100 10000101										
Date	01~31	0	0	10 D	ATE		DATE		011	W R	10000110 10000111										
Month	01~12	0	0	0	10M		MONTH		100	W R	10001000 10001001										
Day	01~07	0	0	0	0		DAY		101	W R	10001010 10001011										
Year	00~99		10 Y	EAR			YEAR		110	W R	10001100 10001101										
Write Protect	00~80	WP			ALW	AYS Z	AYS ZERO			111	W R	10001110 10001111									

CH: Clock Halt bit

CH=0 oscillator enabled CH=1 oscillator disabled

WP: Write protect bit

WP=0 register data can be written in WP=1 register data can not be written in

Bit 7 of Reg2: 12/24 mode flag

bit 7=1, 12-hour mode bit 7=0, 24-hour mode

Bit 5 of Reg2: AM/PM mode defined

AP=1 PM mode AP=0 AM mode

R/W signal

The LSB of the Command Byte determines whether the data in the register be read or be written to.

When it is set as "0" means that a write cycle is to take place otherwise this chip will be set into the read mode.

A0~A2

A0 to A2 of the Command Byte is used to specify which registers are to be accessed. There are eight registers used to control the month data, etc., and each of these registers have to be set as a write cycle in the initial time.

Burst mode

When the Command Byte is 10111110 (or 10111111), the HT1380/HT1381 is configured in burst mode. In this mode the eight clock/calendar registers can be written (or read) in series, starting with bit 0 of register address 0 (see the timing on the next page).

Test mode

When the Command Byte is set as 1001xxx1, HT1380/HT1381 is configured in test mode. The test mode is used by Holtek only for testing purposes. If used generally, unpredictable conditions may occur.



Write protect register

This register is used to prevent a write operation to any other register. Data can be written into the designated register only if the Write Protect signal (WP) is set to logic 0. The Write Protect Register should be set first before restarting the system or before writing the new data to the system, and it should set as logic 1 in the read cycle. The Write Protect bit cannot be written to in the burst mode.

Clock Halt bit

D7 of the Seconds Register is defined as the Clock Halt Flag (CH).

When this bit is set to logic 1, the clock oscillator is stopped and the chip goes into a low-power standby mode. When this bit is written to logic 0, the clock will start.

12-hour/24-hour mode

The D7 of the hour register is defined as the 12-hour or 24-hour mode select bit.

When this bit is in high level, the 12-hour mode is selected otherwise it's the 24-hour mode.

AM-PM mode

These are two functions for the D5 of the hour register determined by the value D7 of the same register.

One is used in AM/PM selection on the 12-hour mode. When D5 is logic 1, it is PM, otherwise it's AM. The other is used to set the second 10-hour bit (20~23 hours) on the 24-hour mode.

Reset and Serial Clock control

The \overline{REST} pin is used to allow access data to the shift register like a toggle switch. When the \overline{REST} pin is taken high, the built-in control logic is turned on and the address/command sequence can access the corresponding shift register. The REST pin is also used to terminate either single-byte or burst mode data format.

The input signal of SCLK is a sequence of a falling edge followed by a rising edge and it is used to synchronize the register data whether read or write. For data input, the data must be read after the rising edge of SCLK. The data on the I/O pin becomes output mode after the falling edge of the SCLK. All data transfer terminates if the $\overline{\text{REST}}$ pin is low and the I/O pin goes to a high impedance state. The data transfer is illustrated on the next page.


Data in and Data out

In writing a data byte with HT1380/HT1381, the read/write should first set as R/W=0 in the Command Byte and follow with the corresponding data register on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored. Data inputs are entered starting with bit 0.

In reading a data on the register of HT1380/HT1381, R/W=1 should first be entered as input. The data bit outputs on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted on the first falling edge after the last bit of the read command byte is written. Additional SCLK cycles re-transmits the data bytes as long as REST remains at high level. Data outputs are read starting with bit 0.

Crystal selection


A 32768Hz crystal can be directly connected to the HT1380/HT1381 via pin 2 and pin 3 (X1, X2). In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table on the next page.






The following diagram shows the single and burst mode transfer:

Single byte transfer



Burst mode transfer



The table illustrates the values suggested for capacities C1, C2

Part No.	Crystal Error	Capacity Value		
II//1900/II//1901	±10ppm	5pF		
H11360/H11361	HT1380/HT1381 10~20ppm			


Operating flowchart

To initiate any transfer of data, \overline{REST} is taken high and an 8-bit command byte is first loaded into the control logic to provide the register address and command information. Following the command word, the clock/calendar data is serially transferred to or from the corresponding register. The \overline{REST} pin must be taken low again after the transfer operation is completed. All data enter on the rising edge of SCLK and outputs on the falling edge of SCLK. In total, 16 clock pulses are needed for a single byte mode and 72 for burst mode. Both input and output data starts with bit 0.

In using the HT1380/HT1381, set first the WP and CH to 0 and wait for about 3 seconds, the oscillator will generate the clocks for internal use. Then, choose either single mode or burst mode to input the data. The read or write operating flowcharts are shown on the next page.



- To disable the write protect (WP=0) bit and enable the oscillator (CH=0)
- Single byte data transfer
- Burst mode data transfer




^{*} In reading data byte from HT1380/HT1381 register, the first data bit to be transmitted at the first falling edge after the last bit of the command byte is written.




Timing Diagrams


Read data transfer



Write data transfer



Application Circuits



*Note: The value of the capacity depends on how accurate the crystal is.

Refer to the suggestion table of page 7.



Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Technology Corp.

48531 Warm Spring Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880 Fax: 510-252-9885

Copyright © 2000 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.