

# HM6709SH Series

Preliminary

65,536-words x 4-Bit High Speed Static Random Access Memory

T-46-23-10

## ■ FEATURES

- 65,536-words x 4 bit organization
- Directly TTL compatible input and output
- 0.8  $\mu$ m Hi-BiCMOS process
- +5V single supply
- Completely static memory
- No clock or timing strobe
- Low power dissipation (DC) operating: 400mW typ
- Super fast access time: 10/12ns (max)

## ■ ORDERING INFORMATION

| Type No.    | Organ-ization    | Access Time | Package                                    |
|-------------|------------------|-------------|--------------------------------------------|
| HM6709SH-10 | 64kx4<br>with OE | 10 ns       | 300 mil 28 pin<br>Plastic SOJ<br>(CP-28DN) |
| HM6709SH-12 |                  | 12 ns       |                                            |


## ■ PIN DESCRIPTION

| Pin Name                           | Function          |
|------------------------------------|-------------------|
| A <sub>0</sub> –A <sub>15</sub>    | Address Input     |
| I/O <sub>1</sub> –I/O <sub>4</sub> | Data Input/Output |
| $\overline{WE}$                    | Write Enable      |
| $\overline{CS}$                    | Chip Select       |
| $\overline{OE}$                    | Output Enable     |
| V <sub>SS</sub>                    | Ground            |
| NC                                 | Not Connect       |




(CP-28DN)

## HM6709SH Series



(Top View)

## ■ BLOCK DIAGRAM



## ■ TRUTH TABLE

| Input           |                 |                 | Output  | Mode           | VCC Current | Ref. Cycle                     |
|-----------------|-----------------|-----------------|---------|----------------|-------------|--------------------------------|
| $\overline{CS}$ | $\overline{WE}$ | $\overline{OE}$ |         |                |             |                                |
| H               | X               | X               | High Z  | Not Selected   | ISB, ISBI   | —                              |
| L               | H               | H               | High Z  | Output Disable | ICC, ICCI   | —                              |
| L               | H               | L               | Data In | Read           | ICC, ICCI   | Read Cycle (1), (2), (3)       |
| L               | L               | H               | Data In | Write          | ICC, ICCI   | Write Cycle (1), (2), (3), (4) |
| L               | L               | L               | Data In | Write          | ICC, ICCI   | Write Cycle (5), (6)           |

## ■ ABSOLUTE MAXIMUM RATING

| Item                                  | Symbol                  | Rating           | Unit |
|---------------------------------------|-------------------------|------------------|------|
| Supply Voltage <sup>1</sup>           | VCC                     | -0.5 to +7.0     | V    |
| Voltage on any pin relative to VSS    | V <sub>I</sub>          | -0.5 to VCC +0.5 | V    |
| Power Dissipation                     | P <sub>t</sub>          | 1.0              | W    |
| Operating Temperature Range           | T <sub>ppr</sub>        | 0 to +70         | °C   |
| Storage Temperature Range (with bias) | T <sub>stg</sub> (bias) | -10 to +85       | °C   |
| Storage Temperature Range             | T <sub>stg</sub>        | -55 to +125      | °C   |

Note: 1. With respect to VSS.

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

| Item               | Symbol          | Min.              | Typ | Max.      | Unit |
|--------------------|-----------------|-------------------|-----|-----------|------|
| Supply Voltage     | VCC             | 4.5               | 5.0 | 5.5       | V    |
|                    | VSS             | 0.0               | 0.0 | 0.0       | V    |
| Input High Voltage | V <sub>IH</sub> | 2.2               | —   | VCC + 0.5 | V    |
|                    | V <sub>IL</sub> | -3.0 <sup>1</sup> | —   | 0.8       | V    |

Note: 1. Pulse width 10 ns, DC: -0.5V

■ DC AND OPERATING CHARACTERISTICS (VCC = 5.0V ± 10%, VSS = 0V, T<sub>a</sub> = 0°C to +70°C)

| Item                           | Symbol           | Test Conditions                                                                                                                           | -10  |      |      | -12  |      |      | Unit |
|--------------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|------|
|                                |                  |                                                                                                                                           | Min. | Typ. | Max. | Min. | Typ. | Max. |      |
| Input Leakage                  | I <sub>IL1</sub> | VCC = 5.5V, V <sub>IN</sub> = 0V to VCC                                                                                                   | —    | —    | 2    | —    | —    | 2    | μA   |
| Output Leakage Current         | I <sub>OL1</sub> | $\overline{CS}$ = V <sub>IH</sub> or $\overline{OE}$ = V <sub>IH</sub> , $\overline{WE}$ = V <sub>IL</sub><br>V <sub>IO</sub> = 0V to VCC | —    | —    | 10   | —    | —    | 10   | μA   |
| Operating Power Supply Current | ICC              | $\overline{CS}$ = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA                                                                                | —    | 60   | 100  | —    | 60   | 100  | mA   |
| Average Operating Current      | ICCI             | 15ns cycle, I <sub>I/O</sub> = 0mA                                                                                                        | —    | 130  | 180  | —    | 120  | 175  | mA   |
| Standby Power Supply Current   | ISB              | $\overline{CS}$ = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                                                  | —    | —    | 40   | —    | —    | 40   | mA   |
|                                | ISBI             | $\overline{CS}$ ≥ VCC = 0.2V<br>V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ VCC = 0.2V                                                    | —    | —    | 30   | —    | —    | 30   | mA   |
| Output Low Voltage             | VOL              | I <sub>OL</sub> = 8mA                                                                                                                     | —    | —    | 0.4  | —    | —    | 0.4  | V    |
| Output High Voltage            | VOH              | I <sub>OH</sub> = .4mA                                                                                                                    | 2.4  | —    | —    | 2.4  | —    | —    | V    |



■ AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ , unless otherwise noted.)

T-46-23-10

## • Read Cycle

| Item                                 | Symbol          | -10  |      | -12  |      | Unit |
|--------------------------------------|-----------------|------|------|------|------|------|
|                                      |                 | Min. | Max. | Min. | Max. |      |
| Read Cycle Time                      | $t_{RC}$        | 10   | —    | 12   | —    | ns   |
| Address Access Time                  | $t_{AA}$        | —    | 10   | —    | 12   | ns   |
| Chip Select Access Time              | $t_{ACS}$       | —    | 10   | —    | 12   | ns   |
| Chip Selection to Output in Low Z    | $t_{LZ}^{1,2}$  | 3    | —    | 4    | —    | ns   |
| Output Enable to Output Valid        | $t_{OE}$        | —    | 5    | —    | 6    | ns   |
| Output Enable to Output in Low Z     | $t_{OLZ}^{1,2}$ | 0    | —    | 0    | —    | ns   |
| Chip Deselection to Output in High Z | $t_{HZ}^{1,2}$  | 0    | 5    | 0    | 5    | ns   |
| Output Hold from Address Change      | $t_{OH}$        | 3    | —    | 4    | —    | ns   |

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).

## • Write Cycle

| Item                               | Symbol          | -10  |      | -12  |      | Unit |
|------------------------------------|-----------------|------|------|------|------|------|
|                                    |                 | Min. | Max. | Min. | Max. |      |
| Write Cycle Time                   | $t_{WC}^1$      | 11   | —    | 12   | —    | ns   |
| Chip Selection to End of Write     | $t_{CW}$        | 8    | —    | 9    | —    | ns   |
| Address Valid to End of Write      | $t_{AW}$        | 10   | —    | 11   | —    | ns   |
| Address Setup Time                 | $t_{AS}$        | 0    | —    | 0    | —    | ns   |
| Write Pulse Width                  | $t_{WP}$        | 8    | —    | 9    | —    | ns   |
| Write Recovery Time                | $t_{WR}$        | 0    | —    | 0    | —    | ns   |
| Data Valid to End of Write         | $t_{DW}$        | 6    | —    | 6    | —    | ns   |
| Data Hold Time                     | $t_{DH}$        | 0    | —    | 0    | —    | ns   |
| Write Enable to Output in High Z   | $t_{WZ}^{2,3}$  | 0    | 5    | 0    | 6    | ns   |
| Output Disable to Output in High Z | $t_{OHZ}^{2,3}$ | 0    | 6    | 0    | 6    | ns   |
| Output Active from End of Write    | $t_{OW}^{2,3}$  | 4    | —    | 4    | —    | ns   |

Notes: 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2. This parameter is sampled and not 100% tested.

3. Transition is measured in  $\pm 200$  mV from steady state voltage with specified loading in load (B).


## • Capacitance

| Item                     | Symbol      | Max. | Unit | Test Condition |
|--------------------------|-------------|------|------|----------------|
| Input Capacitance        | $C_{in}^1$  | 6    | pF   | $V_{IN} = 0V$  |
| Input/Output Capacitance | $C_{I/O}^1$ | 10   | pF   | $V_{I/O} = 0V$ |

■ AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = \text{to } 70^\circ\text{C}$ )

## Test Conditions



- Input pulse levels:  $V_{SS}$  to 3.0V
- Input timing reference levels: 1.5V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5V




Note: \* Including scope and jig capacitance



T-46-23-10

■ READ CYCLE (1)<sup>1</sup>Notes: 1.  $\overline{WE} = V_{IH}$ ■ READ CYCLE (2)<sup>1,2,3</sup>


Notes: 1.  $\overline{WE} = V_{IH}$   
 2.  $\overline{CS} = V_{IL}$   
 3.  $\overline{OE} = V_{IL}$

■ READ CYCLE (3)<sup>1,2,3</sup>

Notes: 1.  $\overline{WE} = V_{IH}$   
 2.  $\overline{OE} = V_{IL}$   
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.




■ **WRITE CYCLE (1)<sup>1</sup>** ( $\overline{OE} = H$ ,  $\overline{WE}$  Controlled)



Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).

■ **WRITE CYCLE (2)<sup>1</sup>** ( $\overline{OE} = H$ ,  $\overline{CS}$  Controlled)




Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




■ **WRITE CYCLE (3)<sup>1,2</sup>** ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)

T-46-23-10




- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are in the output state so that the input state of opposite phase to the outputs must not be applied.

■ **WRITE TIMING WAVEFORM (4)<sup>1,2</sup>** ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)




- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).



**■ WRITE CYCLE (5)<sup>1,2,3,4</sup> ( $\overline{OE} = L$ ,  $\overline{WE}$  Controlled)**


- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  (twp).  
 2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.  
 3. Output data is the same phase of write data of this write cycle.  
 4. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

**■ WRITE CYCLE (6)<sup>1,2,3,4</sup> ( $\overline{OE} = L$ ,  $\overline{CS}$  Controlled)**


- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  (twp).  
 2. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.

