The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062B - OCTOBER 1976 - REVISED JANUARY 2000

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

	TYPICAL MAXIMUM	TYPICAL
TYPE	CLOCK FREQUENCY	POWER DISSIPATION
′16 5	26 MHz	210 mW
'LS165A	35 MHz	90 mW

description


The '165 and 'LS165A are 8-bit serial shift registers that shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs that are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the shift/load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. Data at the parallel inputs are loaded directly into the register while the shift/load input is low independently of the levels of the clock, clock inhibit, or serial inputs.


FUNCTION TABLE

		INPUT	S		INTE	RNAL	
1	CLOCK	CLOCK	CEDIAL	PARALLEL	OUTPUTS		OUTPUT
LOAD	INHIBIT	OLOGK	LOCK SERIAL AH		αÃ	QΒ	QΗ
L	Х	Х	X	ah	8	ь	h
н	L	L.	·X	× ··	QAO	α_{BO}	QH0
Н	L	t	н	×	Н	QAn	QGn
Н	L	1	L	×	L	QAn	QGn
Н	Н	×	Х	Х	QAO	Q_{B0}	Q _{H0}


SN54165, SN54LS165A...J OR W PACKAGE SN74165...N PACKAGE SN74LS165A...D OR N PACKAGE (TOP VIEW)



SN54LS165A . . . FK PACKAGE (TOP VIEW)



logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SDLS062B - OCTOBER 1976 - REVISED JANUARY 2000


schematics of inputs and outputs



'LS165A




logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

SDLS062B - OCTOBER 1976 - REVISED JANUARY 2000

typical shift, load, and inhibit sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage: SN54165, SN74165	5.5 V
SN54LS165A, SN74LS165A	7 V
Interemitter voltage (see Note 2)	
Operating free-air temperature range: SN54165, SN54LS165A.	
	0°C to 70°C
Storage temperature range	-65° C to 150° C

NOTES 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '165 to the shift/load input in conjunction with the clock-inhibit inputs.

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062B - OCTOBER 1976 - REVISED JANUARY 2000

recommended operating conditions

	5	N5416	5	SN74165			UNIT
,	4.5 5 5.5 -800 16 0 20 25 15 30 10 20 45	MIN	NOM	MAX	UNIT		
Supply voltage, V _{CC}	4.5	5	5.5	4.75	- 5	5.25	٧
High-level output current, IOH			-800			-800	μА
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		20	0		20	MHz
Width of clock input pulse, tw(clock)	25			25			ns
Width of load input pulse, tw(load)	15			15			ns
Clock-enable setup time, t _{su} (see Figure 1)	30			30			ns
Parallel input setup time, t _{SU} (see Figure 1)	10		-	10			ns
Serial input setup time, t _{SU} (see Figure 2)	20			. 20			ns
Shift setup time, t _{SU} (see Figure 2)	45			45			ns
Hold time at any input, th	0			0			ns
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†		SN54165			SN74165			UNIT
			TEST CO	TEST CONDITIONS		TYP	MAX	MIN	TYP‡	MAX	ONT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			7			0.8			8.0	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA			-1.5			-1.5	٠V
Voн	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	-	V _{CC} = MIN, V _{IL} = 0.8 V,	***		0.2	0.4		0.2	0.4	V
11	Input current at maximum	n input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
ЧН	High-level input current	Shift/load Other inputs	V _{CC} = MAX,	V _I = 2.4 V			80 40			80 40	μА
¹ IL	Low-level input current	Shift/load Other inputs	V _{CC} = MAX,	V _I = 0.4 V			-3.2 -1.6			3.2 1.6	mA
los	Short-circuit output current §		V _{CC} = MAX		-20		-55	-18	······	-55	mA
Icc	Supply current		VCC = MAX,	See Note 3		42	63		42	63	mA

NOTE 3: With the outputs open, clock inhibit and clock at 4,5 V, and a clock pulse applied to the shift/load input, I_{CC} is measured first with the parallel inputs at 4,5 V, then with the parallel inputs grounded.

switching characteristics, SN54165 and SN74165, V_{CC} = 5 V, T_A = 25° C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				20	26		MHz
^t PLH	Load	Λον.			21	31	
^t PHL	Load	Any		27	40	ns	
tPLH	Clock	Any	C. = 15 p5 B. = 400 C		16	24	
[†] PHL	Clock	Ally	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		21	31	ns
†PLH	н	0	See figures 1 thru 3		11	17	
^t PHL] ''	QH			24	36	ns
^t PLH	Н	ā _H			18	27	
^t PHL	7 "	ЧН			18	27	ns

 $[\]P f_{max} \equiv maximum \ clock \ frequency$

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time.

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$

tpHL = propagation delay time, high-to-low-level output

recommended operating conditions

			SN54	4LS165/	Α .	SN	74LS16	5A	UNIT
			MIN	MOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.7			0.8	٧
ГОН	High-level output current				-0.4			-0.4	mA
^I OL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
1	Width of clock input pulse (See Figure 1)	clock high	15			15			ns
tw(clock)	Width of clock input pulse (See Figure 1)	clock low	25			25			""
A (1	Width of load input pulse	clock high	25			25			ns
t _w (load)	Width of load input pulse	clock low	17			17			1113
t _{su}	Clock-enable setup time (See Figure 1)	***************************************	30			30			ns
t _{su}	Parallel input setup time (See Figure 1)		10			10			ns
t _{su}	Serial input setup time (See Figure 2)		20			20			ns
t _{su}	Shift setup time (See Figure 2)		45			45			ns
th	Hold time at any input		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TTOT COURT ON			SN54LS165A			SN74LS165A			
PARAMETER	TEST CONDITIO	NS	MIN	MIN TYP# MAX			TYP‡	MAX	UNIT	
VIK	$V_{CC} = MIN$, $I_I = -18 \text{ mA}$				- 1.5			- 1.5	٧	
Voн	$V_{CC} = MIN, V_{IH} = 2V, V_{OH} = -0.4 \text{ mA}$	IL = MAX,	2.5	3.5		2.7	3.5		V	
	V _{CC} = MIN V _{IH} = 2 V	1 _{OL} = 4 mA		0.25	0.4		0.25	0.4	V	
VOL	VIL = MAX,	1 _{OL} = 8 mA					0.35	0.5	1 °	
I _I	V _{CC} = MAX, V _I = 7V				0.1			0.1	mA	
ηн	$V_{CC} = MAX$, $V_1 = 2.7 V$				20			20	μА	
11L	VCC = MAX, V1 = 0.4 V				-0.4			-0.4	mA	
I _{OS} §	V _{CC} = MAX		- 20		- 100	- 20		- 100	mA	
Icc	V _{CC} = MAX, See Note 3			18	30		18	30	mA	

NOTE 3: With the outputs open, clock inhibit and clock at 4.5 V, and a clock pulse applied to the shift load input, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

switching characteristics, SN54LS165A and SN74LS165A, V_{CC} = 5 V, T_A = 25° C

PARAMETER ¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				25	35		MHz
^t PLH	Load	Any			21	35	
^t PHL	Load	. Ally			26	35	ns
^t PLH	Clock	Any.	$R_L = 2 k\Omega$, $C_L = 15 pF$		14	25	
^t PHL	CIOCK	Ally.	See Figures 1 thru 3		16	25	ns
^t PLH	н	0			13	25	
^t PHL		αH			24	30	ns
^t PLH	Н	₫ _H			1,9	30	
^t PHL	<u> </u>	ЧН ЧН			17	. 25	ns

⁴ f_{max} = maximum clock frequency


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated