

MOS INTEGRATED CIRCUIT μ PD29F160L

16M-BIT CMOS LOW-VOLTAGE FLASH MEMORY 2M-WORD BY 8-BIT (BYTE MODE) / 1M-WORD BY 16-BIT (WORD MODE)

Description

The μ PD29F160L is a low-voltage (2.2 to 2.7 V, 2.7 to 3.6 V) flash memory organized as 16,777,216 bits in 35 sectors. The word organization is selectable (BYTE mode: 2,097,152 words \times 8 bits, WORD mode: 1,048,576 words \times 16 bits).

It is available as a T type in which the boot sector is allocated to the highest address (sector), and a B type in which the boot sector is allocated to the lowest address (sector).

The package is a 48-pin plastic TSOP (I).

Features

ullet Word organization : 2,097,152 words imes 8 bits (BYTE mode)

1,048,576 words × 16 bits (WORD mode)

- Sector organization: 35 sectors (16 Kbytes / 8 Kwords × 1 sector, 8 Kbytes / 4 Kwords × 2 sectors, 32 Kbytes / 16 Kwords × 1 sector, 64 Kbytes / 32 Kwords × 31 sectors)
- 2 types of sector organization

T type: Boot sector allocated to the highest address (sector)

B type: Boot sector allocated to the lowest address (sector)

- Automatic program
 - Unlock bypass program
- Automatic erase
 - Chip erase
 - Sector erase (sectors can be combined freely)
 - Erase suspend / resume
- Program / Erase completion detection
 - Detection through data polling and toggle bits
 - Detection through RY (/BY) pin
- Sector protection
 - Any sector can be protected
 - Any protected sector can be temporary unprotected
- Hardware reset and standby using /RESET pin
- Automatic sleep mode

Part number	Operating supply voltage V	Access time ns (MAX.)	Power supply current (Active mode) mA (MAX.)	Standby current (CMOS level input) μ A (MAX.)
μ PD29F160L-Bxxx	3.0 +0.6 / -0.3	90, 100, 120	35	5
μ PD29F160L-Cxxx	2.4 +0.3 / -0.2	120, 150		

• Program / erase time

• Program : 9.0 μs / byte (TYP.)

11.0 μ s / word (TYP.)

• Sector erase : 1.0 s (TYP.)

• Number of program / erase : 100,000 times (MIN.)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information

Part number	Access time ns (MAX.)	Operating supply voltage V	Boot sector	Package
μ PD29F160LGZ-B90T-MJH	90	2.7 to 3.6	Top address (sector)	48-pin plastic TSOP (I)
μPD29F160LGZ-B10T-MJH	100		(T type)	(12 × 20 mm) (Normal bent)
μ PD29F160LGZ-B12T-MJH	120			
μPD29F160LGZ-B90B-MJH	90		Bottom address (sector)	
μPD29F160LGZ-B10B-MJH	100		(B type)	
μPD29F160LGZ-B12B-MJH	120			
μPD29F160LGZ-C12T-MJH	120	2.2 to 2.7	Top address (sector)	
μPD29F160LGZ-C15T-MJH	150		(T type)	
μPD29F160LGZ-C12B-MJH	120		Bottom address (sector)	
μPD29F160LGZ-C15B-MJH	150		(B type)	


Remark For address organization of sectors, see section 2. Sector Organization / Sector Address Table.



Pin Configuration (Marking Side)

/xxx indicates active low signal.

48-pin Plastic TSOP (I) (12 \times 20 mm) (Normal Bent) [μ PD29F160LGZ-B \times \times -MJH] [μ PD29F160LGZ-C \times \times -MJH]



A0 - A19 : Address inputs

I/O0 - I/O14: Data Inputs / Outputs

I/O15, A-1 : Data 15 Inputs / output (WORD mode)

LSB address input (BYTE mode)

/CE : Chip Enable
/WE : Write Enable
/OE : Output Enable
/BYTE : Mode select

/RESET : Hardware reset input RY (/BY) : Ready (Busy) output

Vcc : Supply Voltage

GND : Ground


NC No te : No Connection

Note Some signals can be applied because this pin is not connected to the inside of the chip.

3



Block Diagram





Contents

1.	. Input / Output Pin Function	6
2.	Sector Organization / Sector Address Table	7
3.	. Bus Operations	11
	3.1 Read	11
	3.2 Write	
	3.3 Standby	
	3.4 Output Disable	
	3.5 Hardware Reset	
	3.6 Sector Protect	
	3.7 Temporary Sector Unprotect	
	3.8 Product ID	
	3.9 Automatic Sleep Mode	
4.	. Commands	16
	4.1 Writing Commands	16
	4.2 Read / Reset	17
	4.3 Product ID	17
	4.4 Program	17
	4.5 Chip Erase	18
	4.6 Sector Erase	18
	4.7 Erase Suspend / Resume	19
	4.8 Unlock Bypass	19
	4.8.1 Unlock Bypass Set	19
	4.8.2 Unlock Bypass Program	19
	4.8.3 Unlock Bypass Reset	20
	4.9 Sector Protect (By Command Input)	21
	4.10 Sector Unprotect	22
5.	. Hardware Sequence Flags	24
	5.1 I/O7 (Data Polling)	
	5.2 I/O6 (Toggle Bit)	
	5.3 I/O2 (Toggle Bit II)	
	5.4 I/O5 (Exceeding Timing Limits)	
	5.5 I/O3 (Sector Erase Timer)	
	5.6 RY (/BY) (Ready / Busy)	28
6.	. Hardware Data Protection	29
	6.1 Low Vcc Write Inhibit	
	6.2 Logical Inhibit	
	6.3 Power-Up Write Inhibit	29
7.	Electrical Characteristics	30
8.	. Package Drawing	42
9.	. Recommended Soldering Conditions	43



1. Input / Output Pin Function

Pin name	Input / Output	Function
A0 - A19	Input	Address input pin. A0 to A19 are used differently in the BYTE mode and the WORD mode. BYTE MODE (2M-word by 8-bit) A0 to A19 are used as the upper 20 bits of total 21 bits of address input pin. (The least significant bit (A-1) is combined to I/O15.) WORD MODE (1M -word by 16-bit) A0 to A19 are used as 20 bits address input pin.
A9	Input	Address input pin. If 11.5 to 12.5 V is applied to A9, the chip enters the product ID mode. In this mode, and input to A0 causes the following codes to be output. A0 = Low level: Manufacturer code is output. A0 = High level: Device code is output.
I/O0 - I/O14	Input / Output	Data input / output pin. I/O0 to I/O14 are used differently in the BYTE mode and the WORD mode. BYTE MODE (2M-word by 8-bit) I/O0 to I/O7 are used as the 8 bits data input / output pin. I/O8 to I/O14 are Hi-Z. WORD MODE (1M -word by 16-bit) I/O0 - I/O14 are used as the lower 15 bits of total 16 bits of data input / output pin. (The most significant bit (I/O15) is combined to A-1.)
I/O15, A-1	Input / Output	I/O15, A-1 are used differently in the BYTE mode and the WORD mode. BYTE MODE (2M-word by 8-bit) The least significant address input pin (A-1) WORD MODE (1M -word by 16-bit) The most significant data input / output pin (I/O15)
/CE	Input	This pin inputs the signal that activates the chip. When high level, the chip enters the standby mode.
/OE	Input	This pin inputs the read operation control signal. When high level, output is Hi-Z.
/WE	Input	This pin inputs the write operation control signal. When low level, command input is accepted.
/BYTE	Input	The pin for switching BYTE mode and WORD mode. High level: WORD MODE (1M-word by 16-bit) Low level: BYTE MODE (2M-word by 8-bit)
/RESET	Input	This pin inputs hardware reset. When low level, hardware reset is performed. If 11.5 to 12.5 V is applied to /RESET, the chip enters the temporary sector unprotect mode.
RY (/BY)	Output	This pin indicates whether automatic program / erase is currently being executed. It uses open drain connection. Low level indicates the busy state during which the device is performing automatic program / erase. High level indicates the device is in the ready state and will accept the next operation. In this case, the device is either in the erase suspend mode or the standby mode.
Vcc	_	Supply Voltage
GND	_	Ground
NC	-	No Connection

6



2. Sector Organization / Sector Address Table

[μ PD29F160LGZ- \times \times T] (1/2)

Sector Layout

		lress (WORD mode)	Sector address	A 19	A18	A17	A 16	A15	A14	A13	A12
16 Kbytes / 8 Kwords	1FFFFFH 1FC000H	FFFFFH ⁻ 7	SA34	1	1	1	1	1	1	1	×
8 Kbytes / 4 Kwords	1FBFFFH 1FA000H	FDFFFH T	SA33	1	1	1	1	1	1	0	1
8 Kbytes / 4 Kwords	1F9FFFH 1F8000H	FCFFFH T	SA32	1	1	1	1	1	1	0	0
32 Kbytes / 16 Kwords	1F7FFFH	FBFFFH T	SA31	1	1	1	1	1	0	×	×
64 Kbytes / 32 Kwords	1F0000H 1EFFFFH 1E0000H	F8000H 1 F7FFFH 7	SA30	1	1	1	1	0	×	×	×
64 Kbytes / 32 Kwords	1DFFFFH	EFFFFH)	SA29	1	1	1	0	1	×	×	×
64 Kbytes / 32 Kwords	1CFFFFH	E7FFFH)	SA28	1	1	1	0	0	×	×	×
64 Kbytes / 32 Kwords	1BFFFFH 1B0000H	DFFFFH D	SA27	1	1	0	1	1	×	×	×
64 Kbytes / 32 Kwords	1AFFFFH	D7FFFH)	SA26	1	1	0	1	0	×	×	×
64 Kbytes / 32 Kwords	19FFFFH	CFFFFH D	SA25	1	1	0	0	1	×	×	×
64 Kbytes / 32 Kwords	190000H 18FFFFH	C8000H C7FFFH 7	SA24	1	1	0	0	0	×	×	×
64 Kbytes / 32 Kwords	180000H 17FFFFH	BFFFFH 7	SA23	1	0	1	1	1	×	×	×
64 Kbytes / 32 Kwords	170000H 16FFFFH	B8000H_1 B7FFFH	SA22	1	0	1	1	0	×	×	×
64 Kbytes / 32 Kwords	150000H 15FFFFH	AFFFFH	SA21	1	0	1	0	1	×	×	×
64 Kbytes / 32 Kwords	150000H 14FFFFH	A8000H	SA20	1	0	1	0	0	×	×	×
64 Kbytes / 32 Kwords	140000H 13FFFFH	A0000H 1	SA19	1	0	0	1	1	×	×	×
64 Kbytes / 32 Kwords	130000H 12FFFFH	98000H - 1 97FFFH - 7	SA18	1	0	0	1	0	×	×	×
64 Kbytes / 32 Kwords	120000H 11FFFFH	90000H \\ 8FFFFH -	SA17	1	0	0	0	1	×	×	×
	110000H	88000H _ <u>1</u>	'	l	l	l	l	l	l	1	LJ

[μ PD29F160LGZ- \times \times T] (2/2)

Sector Layout

	Add (BYTE mode)	dress (WORD mode)	Sector address	A 19	A18	A17	A 16	A 15	A14	A13	A12
64 Kbytes / 32 Kwords	10FFFFH 100000H	87FFFH 7	SA16	1	0	0	0	0	×	×	×
64 Kbytes / 32 Kwords	0FFFFFH 0F0000H	7FFFFH 7	SA15	0	1	1	1	1	×	×	×
64 Kbytes / 32 Kwords	0EFFFFH 0E0000H	77FFFH 7	SA14	0	1	1	1	0	×	×	×
64 Kbytes / 32 Kwords	ODOOOOH	6FFFFH 7	SA13	0	1	1	0	1	×	×	×
64 Kbytes / 32 Kwords	0CFFFFH 0C0000H	67FFFH 7	SA12	0	1	1	0	0	×	×	×
64 Kbytes / 32 Kwords	0BFFFFH 0B0000H	5FFFFH 5	SA11	0	1	0	1	1	×	×	×
64 Kbytes / 32 Kwords	0AFFFFH 0A0000H	57FFFH 7	SA10	0	1	0	1	0	×	×	×
64 Kbytes / 32 Kwords	09FFFFH 090000H	4FFFFH 7	SA9	0	1	0	0	1	×	×	×
64 Kbytes / 32 Kwords	08FFFFH 080000H	47FFFH 7	SA8	0	1	0	0	0	×	×	×
64 Kbytes / 32 Kwords	07FFFFH 070000H	3FFFFH 7	SA7	0	0	1	1	1	×	×	×
64 Kbytes / 32 Kwords	06FFFFH 060000H	37FFFH 7	SA6	0	0	1	1	0	×	×	×
64 Kbytes / 32 Kwords	05FFFFH 050000H	2FFFFH 7	SA5	0	0	1	0	1	×	×	×
64 Kbytes / 32 Kwords	04FFFH 040000H	27FFFH 7	SA4	0	0	1	0	0	×	×	×
64 Kbytes / 32 Kwords	03FFFFH 030000H	1FFFFH 7	SA3	0	0	0	1	1	×	×	×
64 Kbytes / 32 Kwords	02FFFFH 020000H	17FFFH 7	SA2	0	0	0	1	0	×	×	×
64 Kbytes / 32 Kwords	01FFFFH 010000H	0FFFFH 7	SA1	0	0	0	0	1	×	×	×
64 Kbytes / 32 Kwords	00FFFFH	07FFFH 7	SA0	0	0	0	0	0	×	×	×



[μ PD29F160LGZ- \times \times B] (1/2)

Sector Layout

		dress (WORD mode)	Sector address	A19	A18	A17	A16	A15	A14	A13	A12
64 Kbytes / 32 Kwords	1FFFFFH	FFFFFH		1	1	1	1	1	×	×	×
64 Kbytes / 32 Kwords	1F0000H 1EFFFFH	F8000H F7FFFH	SA33	1	1	1	1	0	×	×	×
64 Kbytes / 32 Kwords	1E0000H 1DFFFFH	F0000H EFFFFH	SA32	1	1	1	0	1	×	×	×
64 Kbytes / 32 Kwords	1D0000H 1CFFFFH	E8000H E7FFFH	\$ \$A31	1	1	1	0	0	×	×	×
64 Kbytes / 32 Kwords	1C0000H 1BFFFFH	E0000H DFFFFH	SA30	1	1	0	1	1	×	×	×
64 Kbytes / 32 Kwords	1B0000H 1AFFFFH	D8000H D7FFFH	\$ \$A29	1	1	0	1	0	×	×	×
64 Kbytes / 32 Kwords	1A0000H 19FFFFH	D0000H CFFFFH	SA28	1	1	0	0	1	×	×	×
64K bytes / 32 Kwords	190000H 18FFFFH	C8000H C7FFFH	SA27	1	1	0	0	0	×	×	×
64 Kbytes / 32 Kwords	180000H 17FFFFH	C0000H BFFFFH	SA26	1	0	1	1	1	×	×	×
64 Kbytes / 32 Kwords	170000H 16FFFFH	B8000H_ B7FFFH	SA25	1	0	1	1	0	×	×	×
64 Kbytes / 32 Kwords	160000H 15FFFFH	B0000H	▼ A SA24	1	0	1	0	1	×	×	×
64 Kbytes / 32 Kwords	150000H 14FFFFH	A8000H A7FFFH	\$ SA23	1	0	1	0	0	×	×	×
,	140000H 13FFFFH	A0000H 9FFFFH		1	0	0	1	1	×		
64 Kbytes / 32 Kwords	130000H 12FFFFH	98000H 97FFFH	<u> </u>							×	×
64 Kbytes / 32 Kwords	120000H 11FFFFH	90000H 8FFFFH	SA21	1	0	0	1	0	×	× 	×
64 Kbytes / 32 Kwords	110000H 10FFFFH	88000H 87FFFH	T I	1	0	0	0	1	×	×	×
64 Kbytes / 32 Kwords	100000H 0FFFFFH	80000H 7FFFFH	SA19	1	0	0	0	0	×	×	×
64 Kbytes / 32 Kwords	0F0000H 0EFFFFH	78000H 77FFFH	SA18 ¥	0	1	1	1	1	×	×	×
64 Kbytes / 32 Kwords	0Е0000Н	70000H_	SA17	0	1	1	1	0	×	×	×

[μ PD29F160LGZ- $\times\!\!\times$ B] (2/2)

Sector Layout

		lress (WORD mode)	Sector address	A 19	A 18	A 17	A 16	A 15	A14	A13	A12
64 Kbytes / 32 Kwords	ODFFFFH	6FFFFH 7	SA16	0	1	1	0	1	×	×	×
64 Kbytes / 32 Kwords	OD0000H OCFFFFH	68000H 67FFFH /	SA15	0	1	1	0	0	×	×	×
64 Kbytes / 32 Kwords	OC0000H 0BFFFFH	60000H_\ 5FFFFH-\	SA14	0	1	0	1	1	×	×	×
64 Kbytes / 32 Kwords	0B0000H 0AFFFFH	58000H_\ 57FFFH_,	SA13	0	1	0	1	0	×	×	×
64 Kbytes / 32 Kwords	0A0000H 09FFFFH	50000H 4FFFFH	SA12	0	1	0	0	1	×	×	×
64K bytes / 32 Kwords	090000H 08FFFFH	48000H 47FFFH	SA11	0	1	0	0	0	×	×	×
04K bytes / 32 Kwords	080000H 07FFFFH	40000H 3FFFFH									
64 Kbytes / 32 Kwords	070000H 06FFFFH	38000H_ 37FFFH	SA10	0	0	1	1	1	×	×	×
64 Kbytes / 32 Kwords	060000H 05FFFFH	30000H_	SA9	0	0	1	1	0	×	×	×
64 Kbytes / 32 Kwords	050000Н	28000H_ <u>\</u>	SA8	0	0	1	0	1	×	×	×
64 Kbytes / 32 Kwords	04FFFFH	27FFFH ,	SA7	0	0	1	0	0	×	×	×
64 Kbytes / 32 Kwords	03FFFFH 030000H	1FFFFH 7	SA6	0	0	0	1	1	×	×	×
64 Kbytes / 32 Kwords	02FFFFH	17FFFH ,	SA5	0	0	0	1	0	×	×	×
64 Kbytes / 32 Kwords	020000H 01FFFFH	10000H 09FFFH	SA4	0	0	0	0	1	×	×	×
32 Kbytes / 16 Kwords	010000H 00FFFH 008000H	08000H 07FFFH 04000H	SA3	0	0	0	0	0	1	×	×
8 Kbytes / 4 Kwords	007FFFH 006000H	03FFFH 03000H	SA2	0	0	0	0	0	0	1	1
8 Kbytes / 4 Kwords	005FFFH 004000H	02FFFH 7	SA1	0	0	0	0	0	0	1	0
16 Kbytes / 8 Kwords	003FFFH 000000H	01FFFH 7	SA0	0	0	0	0	0	0	0	×



3. Bus Operations

The Operation modes of this device are described below.

Table 3-1. Bus Operation

	Operation		/CE	/OE	/WE	A9	A6	A1	A0	1/00 - 1/07	I/O8 - I/O15	/RESET	
Read		BYTE mode	L	L	Н	,	Addres	s inpu	t	Data output	Hi-Z	Н	
		WORD mode	L	L	Н	Address input		Data output		Н			
Write		BYTE mode	L	Н	L	,	Address input		Address input		Data input	Hi-Z	Н
		WORD mode	L	Н	L	,	Addres	s inpu	t	Data i	nput	Н	
Standby			Н	×	×	×	×	×	×	Hi-Z	Hi-Z	Н	
Output disable)		L	Н	Н	×	×	×	×	Hi-Z	Hi-Z	Н	
Hardware rese	et		×	×	×	×	×	×	×	Hi-Z	Hi-Z	L	
Sector protect			L	V ID	Puls	VID	L	Н	L	×	×	Н	
Verify sector p	protect	BYTE mode	L	L	Н	VID	L	Н	L	Code	Hi-Z	Н	
		WORD mode	L	L	Н	VID	L	Н	L	Cod	de	Н	
Temporary se	ctor unprote	ct	×	×	×	×	×	×	×	×	×	V ID	
Product	Manufac-	BYTE mode	L	L	Н	VID	L	L	L	Code	Hi-Z	Н	
ID ^{Note}	turer ID	WORD mode	L	L	Н	VID	L	L	L	Code		Н	
	Device	BYTE mode	L	L	Н	VID	L	L	Н	Code	Hi-Z	Н	
	ID	WORD mode	L	L	Н	VID	L	L	Н	Cod	de	Н	

Note The manufacturer code and device code can also be read by using commands. See section 4.3 Product ID.

Remark H: VIH, L: VIL, \times : Don't care, VID: 12.0 V \pm 0.5 V

3.1 Read

At power on or reset (hardware reset or reset command), the device is set to read mode. This device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. When reading out a data without changing address after power-up, it is necessary to input hardware reset or change /CE pin from "H" to "L". Once the device is in the read mode, no command is necessary for reading data. Data read can be performed using the read cycle of a standard microprocessor.

The read mode is maintained until the contents of the command register are changed.

3.2 Write

Command write can be done using the standard microprocessor write timing.

The command is written to the command register. The command register has the function to latch the address and data necessary for executing an instruction, and does not take up memory.

When an incorrect address or data is written, or addresses and data are written in an incorrect sequence, the device is reset to the read mode.

3.3 Standby

When no write or read is performed, the device can be placed in standby mode. In this mode, the power consumption is considerably reduced.

The device goes into standby mode when the /CE and /RESET pins are maintained at V_H. At this time, the supply current can be kept at 5 μ A or below by maintaining the /CE and /RESET at V_{CC} \pm 0.3 V.

3.4 Output Disable

The output of the device can be disabled by maintaining /OE at Vℍ, at which time the output goes into high impedance.

3.5 Hardware Reset

The device can be reset to read mode by maintaining the /RESET pin at V_{IL} at least during the tRP period.

While the /RESET pin is held at V_{\perp} , all write and read commands are ignored. Moreover, all output pins go into high impedance. At this time, the supply current can be kept at 5 μ A or below by maintaining /RESET at GND \pm 0.2 V.

When performing reset, the operations in progress are all interrupted. Therefore, when reset is performed during program or erase (including erase suspend), the address or sector data become undefined. In this case, after reset is completed, perform the program or erase operation again.

3.6 Sector Protect

The sector protect function enables protection of any sector. Protected sectors cannot be programmed or erased, and any combination of up to 35 sectors can be protected.

To select the sector protect mode, apply $V ilde{ ilde{D}}$ to A9 and /OE. Moreover, input $V ilde{ ilde{L}}$, $V ilde{H}$, and $V ilde{L}$ to A0, A1, and A6, respectively, input the sector address of the sector to be protected to A12 to A19, and input $V ilde{L}$ to /CE.

The setting of sector protect function starts at the falling edge of the /WE pulse and ends at the rising edge of the same pulse. Maintain the sector address at a constant level during the /WE pulse interval.

To perform sector protect verification, apply $V endsymbol{ iny} V endsymbol{ iny} V endsymbol{ iny} V endsymbol{ iny} V endsymbol{ iny}, A1.$ and $V endsymbol{ iny} V endsymbol{ iny} A1.$ The other address pins are Don't Care ($V endsymbol{ iny} V endsymbol{ iny} V endsymbol{ iny} A1.$ is recommended.)

When read from the input sector address is performed, the sector protect verification result is output to I/O0. If the verified sector is protected, "1" is output to I/O0. If it is not protected, "0" is output.

Sector protect enables writing commands by applying V_{ID} to /RESET. Moreover, it is also possible to unprotect the sector with the same method. For details, see section **4.9 Sector Protect (By Command Input)**, and section **4.10 Sector Unprotect**.




Figure 3-1. Sector Protect Timing Chart

Note The sector protect verification result is output.

01H: The sector is protected.

00H: The sector is not protected.



Start Setup sector address A12 to A19 = SAPulse count = 1 $/OE = A9 = V_{ID}$, $/CE = V_{IL}$, $A0 = V_{IL}, A1 = V_{IH}, A6 = V_{IL},$ /RESET = VIHAdd /WE pulse Increment pulse count Wait 100 μ s $/WE = V_{IH}, /CE = /OE = V_{IL}$ (A9 is still V_{ID}) Read from sector address A12 to A19 = SA, $A0=V_{\text{IL}},\,A1=V_{\text{IH}},\,A6=V_{\text{IL}}$ No Νo Pulse count = 25? Data = 01H? Yes Yes Remove VID from A9, Yes Protect other sector? write reset command No Fail Remove VID from A9, write reset command Sector protect complete

Figure 3-2. Sector Protect Flow Chart



3.7 Temporary Sector Unprotect

Protected sector can be temporary unprotected in order to perform data program and erase.

To select the temporary sector unprotect mode, apply V_{ID} to /RESET. While this mode is selected, program and erase can be performed even for protected sectors.

When Vid stops being applied to /RESET, the sector is again protected.

/RESET (Input)
//WE (Input)
//CE (Input)

RY (/BY) (Output)

Figure 3-3. Temporary Sector Unprotect Timing Chart

3.8 Product ID

The product ID mode enables reading the manufacturer code and device code from the device.

This mode is used for example to switch the algorithm of the program device according to the device.

To select the product ID mode, apply $V ilde{d} ilde ilde{d} ilde{d} ilde{d} ilde{d} ilde{d} ilde{d} ilde{d}$

When read is performed, the code described in Table 3-2 is output.

The manufacturer code and device code can be read by using a command. In this case, V_{ID} need not be applied to A9. See section **4.3 Product ID**.

Product ID code Inputs Code outputs 1/015 1/014 1/013 1/012 1/011 1/010 1/09 1/08 1/07 1/06 I/O5 1/04 1/03 1/02 1/01 1/00 A6 Α1 Hex Α0 Manufacturer code ٧ıL ٧ıL V_{IL} A-1/0 0 0 0 0 0 0 0 0 0 0 10H 1 Device code BYTE $-B\times\!\!\times\! T$ ٧ıL VIL V_{IH} $A\!-\!1$ Hi-Z 1 0 0 0 1 0 0 C4H -B××B Hi-Z 0 1 0 0 1 0 0 1 49H mode -C××T Hi-Z 1 0 0 E4H -C××B Hi-Z 1 1 1 1 1 E7H WORD 0 22C4H $-B\times\!\!\times\! T$ Vıı V_{IH} 0 0 0 1 0 0 0 1 0 0 mode -B××B 0 0 1 0 0 0 0 0 1 0 0 0 0 2249H 1 1 -C××T 0 22E4H 0 0 0 0 0 0 1 1 1 0 1 0 0 -C××B 0 0 0 0 22E7H

Table 3-2. Product ID Code



address.

3.9 Automatic Sleep Mode

To activate this mode, this device automatically switch themselves to low power mode when their address remains stabile during minimum access time. Since the data latched during this mode, the data are read-out continuously. It is not necessary to control /CE, /WE and /OE on the mode. Under the mode, the current consumed is less than 5 μ A. If the addresses are changed, this mode is canceled automatically and the device read-out the data for change

15

4. Commands

The commands of this device and the command write method are described below.

4.1 Writing Commands

The write cycle of a standard microprocessor is used for command write.

Commands are written to the command register. The command register functions to latch addresses and data required for instruction execution, and does not take up memory.

When an incorrect address or data is written, or addresses and data are written in an incorrect sequence, the device is reset to the read mode.

Table 4-1 lists the commands and command sequence.

Table 4-1. Command Sequence

Command sequ	ience	Bus	1st bus	cycle	2nd bus	s cycle	3rd bus	cycle	4th bus	cycle	5th bus	cycle	6th bus	cycle
		cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read / Reset Note 1		1	×××Н	F0H	RA	RD	_	-	-	_	_	-	-	-
Read / Reset Note 1	WORD mode	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	_	_	_	_
	BYTE mode		АААН		555H		AAAH							
Product ID	WORD mode	3	555H	AAH	2AAH	55H	555H	90H	IA	ID	-	-	-	_
	BYTE mode		AAAH		555H		AAAH							
Program	WORD mode	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	-	-	-	_
	BYTE mode		АААН		555H		АААН							
Chip erase	WORD mode	6	555H	ААН	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
	BYTE mode		АААН		555H		AAAH		AAAH		555H		AAAH	
Sector erase	WORD mode	6	555H	ААН	2AAH	55H	555H	80H	555H	ААН	2AAH	55H	SA	30H
	BYTE mode		AAAH		555H		AAAH		AAAH		555H			
Sector erase suspend N	ote 2	1	×××Н	ВоН	-	ı	-	ı	-	-	1	ı	-	ı
Sector erase resume N	lote 3	1	хххН	30H	_	_	-	-	-	_	-	-	-	-
Unlock bypass set	WORD mode	3	555H	AAH	2AAH	55H	555H	20H	-	_	-	_	-	-
	BYTE mode		AAAH		555H		AAAH							
Unlock bypass progran	n	2	×××Н	A0H	PA	PD	_	1	_	_	-	ı	_	_
Unlock bypass reset		2	хххН	90H	×××Н	00H	_	-	_	_	_	_	_	_

Notes 1. The device is reset to read mode by either the read or reset command.

2. If B0H is input to any address during sector erase, erase is suspended.

3. If 30H is input to any address during sector erase suspend, erase is resumed.

Remarks 1. RA: Read address.

RD: Read data.

IA: Address input

: $\times\!\!\times\!\!00H$ (If reading the manufacturer code).

: xx02H (If reading the device code at BYTE mode).

: xx01H (If reading the device code at WORD mode).

ID: Code output. For the code output, see Table 3-2. Product ID Code.

PA: Program address.

PD: Program data.

SA: Erase address. Select the sector to be erased with a combination of A12 to A19. See section 2. Sector Organization / Sector Address Table.

2. A12 to A19 are Don't Care except when selecting Program address, a program / erase address.

3. For the bus operation, see section 3. Bus Operations.



4.2 Read / Reset

This command resets the device to the read mode.

Once the device is in the read mode, no command is necessary for reading data. Data read can be performed using the read cycle of a standard microprocessor.

The read mode is maintained until the contents of the command register are changed.

4.3 Product ID

This command is used to read the manufacturer code or the device code of the device.

The manufacturer code (10H) is output by reading \times 00H in the address using the fourth bus cycle. The device code is output when \times 02H (BYTE mode), \times 01H (WORD mode) is read (See **Table 3-2. Product ID Code**).

The manufacturer code and device code can be read by selecting the product ID mode by applying V_{ID} to the A9 pin (See section **3.8 Product ID**). However, applying a high voltage to the address pin is not desirable due to system design considerations. Using this command allows reading the manufacturer code and device code without applying a high voltage to the pin.

4.4 Program

This command is used to program data.

Program is performed in 1-byte units. Program can be performed regardless of the address sequence, even if the sector limit is exceeded. However, "0" cannot be changed back into "1" through the program operation. If overwriting "1" to "0" is attempted, the program operation is interrupted and "1" is output to I/O5, or successful program is indicated in data polling, but actually the data is "0" as before.

Following write by command sequence, the pulse required for program is automatically generated inside the device and program verification is automatically performed, so that control from external is not required.

During automatic program, all commands that have been written are ignored. However, automatic program is interrupted when hardware reset is performed. Since the programmed data is not guaranteed in this case, reexecute the program command following completion of reset.

Upon completion of automatic program, the device returns to the read mode.

The operation status of automatic program can be determined by using the hardware sequence flags (I/O7, I/O6, RY (/BY) pins).

See sections 5.1 I/O7 (Data Polling), 5.2 I/O6 (Toggle Bit), and 5.6 RY (/BY) (Ready / Busy).




Figure 4-1. Program Flow Chart

17

4.5 Chip Erase

This command is used to erase the entire chip.

Following command sequence write, erase is performed after "0" is written to all memory cells and verification is performed, using the automatic erase function. Program before erase and control from external are not required.

During automatic erase, all commands that have been written are ignored. However, automatic erase is interrupted by hardware reset. Since erase is not guaranteed in this case, execute the chip erase command again after reset is completed.

Upon completion of automatic erase, the device returns to read mode.

The automatic erase operation status can be determined with the hardware sequence flags (I/O7, I/O6, RY (/BY) pins). See sections 5.1 I/O7 (Data Polling), 5.2 I/O6 (Toggle Bit), and 5.6 RY (/BY) (Ready / Busy).

4.6 Sector Erase

This command is used to erase sectors one at a time.

Following command sequence write, erase is performed after "0" is written to all sectors to be erased and verification is performed, using the automatic erase function. Data program before erase and control from external are not required.

Sector erase timeout starts after command sequence write. During this timeout, sectors to be erased can be added and selected. At this time, write the sector address and data (30H) of the sectors to be erased that have been added.

If the selected sectors include both protected sectors and unprotected sectors, only the unprotected sectors will be erased and the protected sectors will be ignored.

If a command other than sector erase or erase suspend is input during timeout, the device is reset to the read mode.


Automatic erase starts upon timeout completion. At this time, erase is started even if the last write cycle is not completed.

During automatic erase, all commands other than erase suspend are ignored. However, when hardware reset is performed, erase is interrupted. Since sector erase is not guaranteed in this case, reexecute the sector erase command following completion of reset.

Upon completion of automatic erase, the device returns to the read mode.

The operation status of automatic erase can be determined by using the hardware sequence flags (I/O7, I/O6, I/O2, RY (/BY) pins). See sections 5.1 I/O7 (Data Polling), 5.2 I/O6 (Toggle Bit), 5.3 I/O2 (Toggle Bit II), and 5.6 RY (/BY) (Ready / Busy).

Figure 4-2. Sector / Chip Erase Flow Chart








Figure 4-3. Sector / Chip Erase Timing Chart

Note SA is the sector address of the sector to be erased. For chip erase, input 555H (WORD mode), AAAH (BYTE mode).

Remark This timing chart shows the BYTE mode's case. In the WORD mode, address and data to be input are different from the BYTE mode. See **Table 4-1. Command Sequence**.

4.7 Erase Suspend / Resume

This command suspends automatic erase. During erase suspend, sectors for which erase is not performed can be read and programmed.

Suspend can be performed for sector erase (including the timeout period), but it cannot be performed for chip erase and automatic program. Suspend can be performed for all sectors for which erase is being performed.

Following command sequence write, 20 μ s are required until automatic erase is suspended.

While automatic erase is suspended, any sector for which erase is not being performed can be read and programmed.

Whether automatic erase is suspended can be determined with the hardware sequence flags (I/O7, I/O6, I/O2 pins). See sections **5.1** I/O7 (Data Polling), **5.2** I/O6 (Toggle Bit), and **5.3** I/O2 (Toggle Bit II).

To resume erase after it has been suspended, write the command (30H) again during erase suspend.

4.8 Unlock Bypass

This device provides an unlock bypass mode to shorten the write time.

Normally, 2 unlock cycles are required during program. In contrast, with the unlock bypass mode, it is possible to perform program without unlock cycles.

In the unlock bypass mode, all commands except unlock bypass program and unlock bypass reset are ignored.

4.8.1 Unlock Bypass Set

This command sets the device to the unlock bypass mode.

4.8.2 Unlock Bypass Program

This command is used to perform program in the unlock bypass mode.




4.8.3 Unlock Bypass Reset

This command is used to quit the unlock bypass mode.

When this command is executed, the device returns to the read mode.

Figure 4-4. Unlock Bypass Flow Chart (BYTE mode)



Remark This flow chart shows the BYTE mode's case. In the WORD mode, address and data to be input are different from the BYTE mode. See **Table 4-1. Command Sequence**.



4.9 Sector Protect (By Command Input)

This command performs sector protect.

By applying V_{ID} to /RESET and writing 60H to any address, the device enters the sector protect or unprotect mode.

Sector protect is started by inputting the sector address of the sector to be protected to A12 to A19, inputting V_{\parallel} to A0 and A6, inputting V_{\parallel} to A1, and writing 60H. After a timeout of 100 μ s, sector protect is completed.

Next, with the sector address input to A12 to A19, the device enters the sector protect verify mode by inputting V_{\perp} to A0 and A6, $V_{||}$ to A1, and writing 40H. When read is performed in this state, the sector protect verify result is output to I/O0. If "1" is output to I/O0, the verified sector is protected. If "1" was not output to I/O0, sector protect failed, so perform sector protect again.

Sector protect can also be performed by inputting VID to A9 and /OE. For details, see section 3.6 Sector Protect.




Figure 4-5. Sector Protect (By Command Input) Flow Chart

4.10 Sector Unprotect

This command performs sector unprotect.

Sector unprotect is performed for all sectors. Unprotect cannot be performed for specific sectors. Moreover, all sectors must be protected prior to unprotect.

The device enters the sector protect or unprotect mode by applying V₁□ to /RESET and writing 60H to any address.

If unprotected sectors exist, first perform sector protect for these sectors. To perform sector protect, input the sector address of the sector to be protected to A12 to A19, V_I to A0 and A6, and V_I to A1, and write 60H. See section **4.9** Sector Protect (By Command Input).

Sector unprotect is started by inputting V_I to A0, V_I to A1 and A6, and writing 60H to any address. Following a timeout of 15 ms, sector unprotect is completed.

Unprotect verification must be performed for each sector.

The device enters the sector unprotect mode by inputting the sector address to A12 to A19 and writing 40H, with V
input to A0 and V
input to A1 and A6.

If reading is performed in this state, the sector unprotect verification result is output to I/O0. If the verified sector is unprotected, "0" is output to I/O0. If "0" is not output to I/O0, this means that unprotect failed, so perform sector unprotect again.

Start /RESET = VID Wait 4 µs Sector Protect Address = Don't Care, Data = 60H All sectors protected? No n = 0Verify sector protect $A0 = A6 = V_{IL}, A1 = V_{IH},$ A12-A19 = SA, Data = 40H Read from sector address A0 = A6 = V_{IL}, A1 = V_{IH}, A12-A19 = SA Data = 01H? Sector protect Yes Last sector (n=34)? Next sector address (n=n+1) n = 0, Pulse count = 1 Sector unprotect $A0 = V_{IL}$, $A1 = A6 = V_{IH}$, Data = 60H Time out 15 ms Verify sector unprotect $A0 = V_{IL}$, $A1 = A6 = V_{IH}$, A12-A19 = SA, Data = 40HIncrement Pulse Read from sector address $A0 = V_{IL}, A1 = A6 = V_{IH},$ A12-A19 = SAΝo No Data = 00H? Pulse count = 1000? Yes Yes Last sector (n=34)? Next sector address (n=n+1) Yes Remove VID from /RESET Remove VID from /RESET Write reset command Write reset command Failure Sector unprotect completed

Figure 4-6. Sector Unprotect Flow Chart

5. Hardware Sequence Flags

The status of automatic program / erase operations can be determined from the status of the I/O2, I/O3, I/O5, I/O6, I/O7, and RY (/BY) pins.

I/O7^{Note1} I/O6^{Note2} I/O5^{Note3} I/O2^{Note1} Status I/O3 RY (/BY) **Progress** Program /1/07 Toggle 0 0 1 0 Erase 0 Toggle 0 Toggle Erase suspended 0 1 Erase suspend 1 0 Toggle sector Non-erase Data Data Data Data Data 1 suspended sector Erase suspend /1/07 0 0 Toggle program Exceeding time limits Program /1/07 1 0 0 Toggle Erase 0 Toggle 1 1 N/A 0 Erase suspend Erase suspend /1/07 Toggle 1 0 N/A 0 program

Table 5-1. Hardware Sequence Flag

Notes 1. To read I/O7 or I/O2, a valid address must be input.

- 2. To read I/O6, any address can be used.
- **3.** For I/O5, "1" is output if the automatic program / erase time exceeds the prescribed number of internal pulses.

5.1 I/O7 (Data Polling)

Data polling is a function to determine whether automatic program / erase is currently being performed by using I/O7.

Data polling is valid from the rise of the last /WE in the program / erase command sequence.

Whether automatic program is currently being executed can be determined by reading from the program destination addresses. When automatic program is in progress, the complement of the data programmed last is output. Upon completion of automatic program, the true value of the programmed data, not the complement, is output.

If program is performed to an address inside a protected sector, data polling is valid for approximately 1 μ s, and then the device is reset to the read mode.

Whether automatic erase is in progress can be determined by reading from the addresses of the sector being erased. If erase is in progress, "0" is output to I/O7. When automatic erase is completed or suspended, "1" is output to I/O7.

During automatic erase, if all the selected sectors are protected, data polling is valid for approximately 100 μ s. The device is then reset to the read mode. If the selected sectors include both protected and unprotected sectors, only unprotected sectors are erased, and protected sectors are ignored.

Upon completion of automatic program / erase, after the data output to I/O7 changes from the complement to the true value, I/O7 changes asynchronously like I/O0 to I/O6 while /OE is maintained at low level.

Hi-Z

Valid data



I/O0 - I/O6 (Output)

/CE (Input)
/OE (Input)
/WE (Input)

teps, twps, tser or tcer

///O7 Dout Note

Hi-Z

Status data

Figure 5-1. Data Polling Timing Chart

Note I/O7 = Dout: True value of write data (indicates completion of automatic program / erase)




Figure 5-2. Data Polling Flow Chart

5.2 I/O6 (Toggle Bit)

The toggle bit is a function that uses I/O6 to determine whether automatic program / erase is in progress.

The toggle bit becomes valid from the rise of the last /WE in the program / erase command sequence.

During automatic program / erase, I/O6 is toggled when continuous read is performed from any address. Upon automatic program / erase completion or suspend, I/O6 stops being toggled and outputs valid data for read. Continuous read control is performed with the /OE or /CE pins.

If program is performed for addresses inside a protected sector, I/O6 is toggled approximately 2 μ s, and then the device is reset to the read mode.

Moreover, if all the sectors selected at the time of automatic erase are protected, I/O6 is toggled approximately 100 μ s, and then the device is reset to the read mode. If the selected sectors include both protected and unprotected sectors, only unprotected sectors are erased, and protected sectors are ignored.

In this way, by using I/O6, it is possible to determine whether automatic erase is in progress (or suspended), but to determine which sector is being erased, I/O2 (toggle bit II) is used. See section **5.3 I/O2 (Toggle Bit II)**.




Figure 5-3. Toggle Bit Timing Chart

Note I/O6 stops the toggle (indicates automatic program / erase completion).




Figure 5-4. Toggle Bit Flow Chart



5.3 I/O2 (Toggle Bit II)

Toggle bit II is a function that determines whether automatic erase (or erase suspend) is in progress for a particular sector by using I/O2.

I/O2 is toggled when continuous read is performed from addresses in a sector during automatic erase (or erase suspend). Either /OE or /CE is used to control continuous read.

When write to a sector that is not subject to erase suspend is attempted during erase suspend, read from sectors that are not subject to erase suspend cannot be performed until program is completed. In this case, if continuous read is performed from addresses in sectors that are not subject to erase suspend, "1" is not output to I/O2.

In this way, it is possible to determine whether automatic erase (including erase suspend) is in progress for sectors specified using I/O2, but whether the state is erase in progress or erase suspend cannot be determined with I/O2. To determine this, I/O6 (toggle bit) must be used. See section **5.2 I/O6 (Toggle Bit)**.

5.4 I/O5 (Exceeding Timing Limits)

If the program / erase time exceeds the prescribed number of pulses during automatic program / erase (exceeding timing limit), "1" is output to I/O5 and automatic program / erase failure is indicated.

Moreover, if overwriting "0" to "1" is attempted, the device judges data overwrite to be impossible, and "1" is output to I/O5 when the timing limit is exceeded.

When this happens, execute command reset.

5.5 I/O3 (Sector Erase Timer)

A 50 μ s timeout period occurs following write with the sector erase command sequence before automatic erase starts.

During this timeout period, "0" is output to I/O3. When automatic erase starts upon completion of the timeout period, "1" is output to I/O3.

If sector erase is performed, first confirm whether the device has received a command by using I/O7 (data polling) or I/O6 (toggle bit). Then, using I/O3, check whether automatic erase has started. If I/O3 is "0", the timeout period is not over, and so it is possible to add sectors to erase. If I/O3 is "1", automatic erase starts and other commands (except erase suspend) are ignored until erase is completed.

If a sector to erase is added during the sector erase timeout period, it is recommended to check I/O3 prior to and following the addition. If I/O3 is "1" following the addition, that addition may not be accepted.


5.6 RY (/BY) (Ready / Busy)

The RY (/BY) pin is a dedicated output pin used to check whether automatic program / erase is in progress.

During automatic program / erase, "0" is output to the RY (/BY) pin. If "1" is output, this signifies that the device is either in the read mode (including erase suspend) or standby mode.

Since the RY (/BY) pin is an open-drain output pin, it is possible to connect several RY (/BY) pins in series by connecting a pull-up resistor to Vcc.

Figure 5-5. RY (/BY) (Ready / Busy) Timing Chart





6. Hardware Data Protection

This device requires two unlock cycles for program / erase command sequence to prevent illegal program / erase. Moreover, a hardware data protect function is provided as follows.

6.1 Low Vcc Write Inhibit

To prevent an illegal write cycle during Vcc transition, the command register and program / erase circuit is disabled and all write cycles are ignored while Vcc is VLKO or lower. Write commands are ignored until Vcc becomes equal to or greater than VLKO.

6.2 Logical Inhibit

The write cycle is inhibited under any of the following conditions : $/OE = V_{IL}$, $/CE = V_{IH}$, or $/WE = V_{IH}$. To start a write cycle, $/CE = V_{IL}$ and $/WE = V_{IL}$ must be set while $/OE = V_{IH}$.

6.3 Power-Up Write Inhibit

Even if $/WE = /CE = V_{\parallel}$ and $/OE = /V_{\parallel}$ are satisfied at power-up, no commands are accepted at the rising edge of /WE. The device is automatically reset to the read mode at power ON.

29



7. Electrical Characteristics

Absolute Maximum Ratings

Condition	Symbol	Test condition		Rating	Unit
Supply voltage	Vcc	with respect to GND		-0.5 to + 5.5	٧
Input voltage	Vı	with respect to GND	except GND, A9, /RESET, /OE	-0.5 ^{Note 1} to +5.5 ^{Note 2}	٧
			GND, A9, /RESET, /OE	-0.5 ^{Note 1} to +13.5 ^{Note 2}	
Output voltage	Vo	with respect to GND		$-0.5^{\text{Note 1}}$ to $Vcc + 0.5^{\text{Note 2}}$	٧
Ambient operating temperature	Та			0 to 70	°C
Storage temperature	Tstg			−65 to +125	°C
	Tbias	under bias		0 to 70	

Notes 1. -2.0 V (MIN.) (pulse width $\leq 20 \text{ ns}$)

2. Vcc + 2.0 V (MAX.) (pulse width $\leq 20 \text{ ns}$)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	Vin = 0 V		6.0	7.5	pF
Output capacitance	Со	Vout = 0 V		8.5	12.0	pF

Recommended Operating Conditions

Parameter	Symbol	Test condition	μΡΙ	D29F16	OL-Bxxx	μΡΟ	Unit		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Supply voltage	Vcc		2.7		3.6	2.2		2.7	٧
High level input voltage	ViH		2.0		Vcc+0.3 ^{Note 1}	0.7×Vcc		Vcc+0.3 ^{Note 1}	٧
	VID	High voltage is applied (A9, /RESET, /OE)	11.5		12.5	11.5		12.5	
Low level input voltage	VIL		-0.5 ^{Note 2}		+0.8	-0.5 ^{Note 2}		+0.8	٧
Ambient operating temperature	Та		0		70	0		70	°C

Notes 1. Vcc + 0.6 V (MAX.) (pulse width $\leq 20 \text{ ns}$)

2. -0.6 V (MIN.) (pulse width $\leq 20 \text{ ns}$)



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter				Symbol	Test condition	μPD2	9F160L	-Bxxx	μPD2	Unit		
						MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
High level output voltage				V _{OH1}	lон = −2.0 mA, Vcc = Vcc (MIN.)	2.4			0.85×Vcc			٧
				Vон2	$IoH = -100 \mu A, Vcc = Vcc (MIN.)$	Vcc-0.4			Vcc-0.4			
Low level out	put vo	oltage		Vol	lot = 4.0 mA, Vcc = Vcc (MIN.)			0.45			0.45	٧
Input leakage	curre	ent		lu ₁	VI = GND to Vcc, Vcc = Vcc (MAX.)	-1.0		+1.0	-1.0		+1.0	μΑ
under high voltage			voltage	I _{LI2}	A9, /OE, /RESET = 12.5 V			35			35	
Output leakage current				ILO	Vo = GND to Vcc, Vcc = Vcc (MAX.)	-1.0		+1.0	-1.0		+1.0	μΑ
Power supply Read WOF			WORD	Icc1	/CE = V _{IL} , /OE = V _{IH} , Cycle = 5 MHz,		7	12		7	12	mΑ
current			mode		Іоит = 0 mA							
ВУТЕ		BYTE				7	12		7	12		
			mode									
	Р	rograr	m, Erase	Icc2	/CE = VIL, /OE = VIH		20	30			30	mA
		Standby Standby, Reset		Іссз	Vcc = Vcc (MAX.), /CE = Vcc ± 0.3 V, /RESET = Vcc ± 0.3 V, /OE = ViL		0.2	5		0.075	5	μΑ
				lcc4	Vcc = Vcc (MAX.), /RESET = GND ± 0.2 V		0.2	5		0.075	5	μΑ
		Automa node	atic sleep	lcc5	$V_{\text{IH}} = V_{\text{CC}} \pm 0.2 \text{ V}, V_{\text{IL}} = \text{GND} \pm 0.2 \text{ V}$		0.2	5		0.075	5	μΑ
Low Vcc lock	-out v	oltage	Note	Vlko		2.3		2.5	1		1.5	٧

Note When Vcc is equal to or lower than VLKO, the device ignores all write cycles. See section 6.1 Low Vcc Write Inhibit.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD29F160L-B \times \times]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform




[μ PD29F160L-C \times \times]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform



[μ PD29F160L-B \times \times , C \times \times]

Output Load



Remark CL includes capacitance of the probe and jig, and stray capacitances.




Read Cycle

Parameter	Symbol	μPD29F160L		Unit	Note								
		-B	90x	-B1	0x	-B1	12x	-C1	2x	-c	15x		
		MIN.	MAX.										
Read cycle time	trc	90		100		120		120		150		ns	
Address access time	tacc		90		100		120		120		150	ns	1
/CE access time	tce		90		100		120		120		150	ns	2
/OE access time	toe		35		40		50		50		55	ns	
Output disable time	tof		30		30		30		30		40	ns	
Output hold time	tон	0		0		0		0		0		ns	
/RESET pulse width	trp	500		500		500		500		500		ns	
/RESET hold time before read	tвн	500		500		500		500		500		ns	
/RESET pin low to read mode	tREADY		20		20		20		20		20	μs	
/CE low to /BYTE low, high	t ELFL		5		5		5		5		5	ns	
	telfh												
/BYTE low Output disable time	t FLQZ		30		30		30		40		40	ns	
/BYTE high access time	trhqv	90		100		120		120		150		ns	

Notes 1. /CE = /OE = V⊥


2. /OE = V ∟

Read Cycle Timing Chart 1







Read Timing Chart 2



WORD, /BYTE mode Switching Timing Chart From WORD mode to BYTE mode



From BYTE mode to WORD mode





Write Cycle (Program / Erase) (/WE Controlled)


Parameter			Symbol	Symbol μPD29F160L -B90x			μPD29F160L -B10x			μΡΙ)29F1 -B12x)29F1 -C12x	9F160L C12x		μPD29F160L -C15x			Note
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Write cycle	time	ı	twc	90			100			120			120			150			ns	
Address se	etup ti	ime	tas	0			0			0			0			0			ns	
Address ho	old tin	1е	tан	45			50			50			65			65			ns	
Data setup	time		tos	45			50			50			65			65			ns	
Data hold t	ime		tон	0			0			0			0			0			ns	
/OE setup	time		toes	0			0			0			0			0			ns	
/OE	Rea	d	t oeh	0			0			0			0			0			ns	
hold time		gle bit,		10			10			10			10			10				
	Data	poling																		
Read recov	very		t GHWL	0			0			0			0			0			ns	
time before	e write	€																		
(/OE high t	o /WI	E low)																		
/CE setup	time		tcs	0			0			0			0			0			ns	
/CE hold tii	me		t cH	0			0			0			0			0			ns	
Write pulse	e widt	h	twp	35			50			50			65			65			ns	
Write pulse	e widt	h high	twph	30			30			30			35			35			ns	
	BYTE programming operation time		t BPG		9	500		9	500		9	500		9	500		9	500	μs	
WORD pro	-	ming	twpg		11	600		11	600		11	600		11	600		11	600	μs	
Chip		BYTE	topg		19	200		19	200		19	200		19	200		19	200	s	
programmi	ng [r	node																		
operation t	- 1	WORD mode			12	100		12	100		12	100		12	100		12	100		
Sector eras	se		tser		1	10		1	10		1	10		1	10		1	10	s	1
operation t																				
Chip erase			tcer		35			35			35			35			35		S	1
operation t																				
Vcc setup			tvcs	50			50			50			50			50			μs	
Voltage tra			tvlht	4			4			4			4			4			μs	2
Write pulse			twpp	100			100			100			100			100			μs	2
during section /OE setup		Jieci	toesp	4			4			4			4			4			μs	2
for valid /W			LOESP	7			7			7									μο	_
/CE setup	time		tcsp	4			4			4			4			4			μs	2
for valid /W	/E																			
RY (/BY)		tпв	0			0			0			0			0			ns		
recovery time																				
/RESET pulse width		trp	500			500			500			500			500			ns		
RY (/BY) delay time		trrb	20			20			20			20			20			μs		
from /RESET low																				
/RESET hold time		tвн	500			500			500			500			500			ns		
before read																				
RY (/BY) d			t BUSY	90			90			90			90			90			ns	
from valid	_	am or																		
erase operation																				

Notes 1. The preprogramming time prior to the erase operation is not included.

2. Sector protect only.




Write Cycle Timing Chart (/WE Controlled)



- **Remarks 1.** This timing chart shows the last two write cycles among the write command sequence's four write cycles, and data polling.
 - 2. This timing chart shows the BYTE mode's case. In the WORD mode, address and data to be input are different from the BYTE mode. See **Table 4-1. Command Sequence**.
 - 3. PA: Program address
 - PD: Program data
 - /I/O7: The output of the complement of the data written to the device.
 - Do∪⊤: The output of the data written to the device.

Sector / Chip Erase Timing Chart



Note SA is the sector address to be erased. In the case of chip erase, input 555H (WORD mode), AAAH (BYTE mode).

Remark This timing chart shows the BYTE mode's case. In the WORD mode, address and data to be input are different from the BYTE mode. See **Table 4-1. Command Sequence**.




Write Cycle (Program / Erase) (/CE Controlled)

Parameter		Symbol				μPD29F160L			μPD29F160L			μPD29F160L			μPD29F160L			Unit	Note
				-B90x			-B10x			-B12x			-C12x			-C15x			
			MIN.	TYP.	MAX.		TYP.	MAX.		TYP.	MAX.	MIN.	TYP.	MAX.		TYP.	MAX.		
Write cycle		twc	90			100			120			120			150			ns	
Address set	tup time	tas	0			0			0			0			0			ns	
Address hol	d time	tан	45			50			50			65			65			ns	
Data setup	time	tos	45			50			50			65			65			ns	
Data hold tii	me	tон	0			0			0			0			0			ns	
/OE setup ti	me	toes	0			0			0			0			0			ns	
/OE	Read	tоен	0			0			0			0			0			ns	
	Toggle bit, Data poling		10			10			10			10			10				
Read recove	ery	tGHEL	0			0			0			0			0			ns	
time before	write																		
(/OE high to	/CE low)																		
/WE setup time		tws	0			0			0			0			0			ns	
/WE hold tir	ne	twн	0			0			0			0			0			ns	
Write pulse	width	t cp	35			50			50			65			65			ns	
Write pulse	width high	t cph	30			30			30			35			35			ns	
BYTE progr	amming	tBPG		9	500		9	500		9	500		9	500		9	500	μs	
operation tir	me																		
WORD prog	ramming	twpg		11	600		11	600		11	600		11	600		11	600	μs	
operation tir	ne																		
Chip	BYTE	tcpg		19	200		19	200		19	200		19	200		19	200	s	
Programmir	ng mode																		
operation tin	ne WORD			12	100		12	100		12	100		12	100		12	100		
	mode																		
Sector eras	 е	tser		1	10		1	10		1	10		1	10		1	10	s	1
operation tir	me																		
Chip erase		tcer		35			35			35			35			35		s	1
operation tir	me																		

Note 1. The preprogramming time prior to the erase operation is not included.



Write Cycle Timing Chart (/CE Controlled)




- **Remarks 1.** This timing chart shows the last two write cycles among the write command sequence's four write cycles, and data polling.
 - 2. This timing chart shows the BYTE mode's case. In the WORD mode, address and data to be input are different from the BYTE mode. See **Table 4-1. Command Sequence**.
 - 3. PA: Program address
 - PD: Program data

/I/O7 : The output of the complement of the data written to the device.

Dou⊤: The output of the data written to the device.



Sector Protect Timing Chart




Remark SAx: First sector address

SAy: Next sector address

Note The sector protect verification result is output.

01H : The sector is protected.00H : The sector is not protected.


Temporary Sector Unprotect Timing Chart



39




Data Polling during Automatic Program / Erase Operations Timing Chart




Note I/O7 = Dout: True value of write data (indicates automatic program / erase completion)

Toggle Bit during Automatic Program / Erase Operations Timing Chart (/OE controlled)



Note I/O6 stops toggle (indicates automatic program / erase completion)


Toggle Bit during Automatic Program / Erase Operations Timing Chart (/CE controlled)




Note I/O6 stops toggle (indicates automatic program / erase completion)



RY (/BY) during Write / Erase Operations Timing Chart





Reset / RY (BY) Timing Chart



8. Package Drawing

48 PIN PLASTIC TSOP (I) (12×20)







NOTES

- 1) Controlling dimension Millimeter.
- 2) Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3) "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX. <0.489 inch MAX.>)

detail of lead end





ITEM	MILLIMETERS	INCHES
Α	12.0±0.1	$0.472^{+0.005}_{-0.004}$
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0±0.05	$0.039^{+0.003}_{-0.002}$
1	18.4±0.1	$0.724^{+0.005}_{-0.004}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
К	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	3 ⁺⁵ -3	3 ⁺⁵ -3
R	0.25	0.010
S	0.60±0.15	$0.024^{+0.006}_{-0.007}$

S48GZ-50-MJH



9. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the $\mu PD29F160L$.

Type of Surface Mount Device

 $\mu PD29F160LGZ\text{-MJH}$: 48-pin plastic TSOP (I) (12 $\times\,20$ mm) (Normal bent)

43

[MEMO]

[MEMO]

[MEMO]



NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

47