TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

512-MBIT (64M \times 8 BITS) CMOS NAND E²PROM

DESCRIPTION

The TH58512 is a single 3.3-V 512-Mbit (553.648.128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages).

The TH58512 is a serial-type memory device which utilizes the I/O pins for both address and data input / output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volutile memory data storage

volatile memory data storage.

 $528 \times 64K \times 8 \times 2$

(16K + 512) bytes

 528×8

528 bytes

FEATURES

- Organization Memory cell array
 - Register Page size
- Block size Modes
 - Read, Reset, Auto Page Program Auto Block Erase, Status Read
- Mode control Serial input/output Command control

- Power supply $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Access time Cell array-register
 - Serial Read cycle Operating current Read (50-ns cycle)
 - Program (avg.) Erase (avg.) Standby
- Packages TH58512FT:
- 25 µs max 50 ns min
- 10 mA typ. 10 mA typ.
- 10 mA typ. 100 μA max

PIN ASSIGNMENT (TOP VIEW)

1 2 1 2 2 1 1 2 2 2 4 NC 0 1 1 2 2 4 NC 0 1	48
---	----

PIN NAMES

I/O1 to 8	I/O Port			
CE	Chip Enable			
WE	Write Enable			
RE	Read Enable			
CLE	Command Latch Enable			
ALE	Address Latch Enable			
WP	Write Protect			
R/B	Ready/Busy			
GND	Ground input			
Vcc	Power Supply			
Vss	Ground			

961001EBA1


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power Supply Voltage	-0.6 to 4.6	٧
V _{IN}	Input Voltage	-0.6 to 4.6	V
VI/O	Input / Output Voltage	-0.6 V - V _{cc} + 0.3 V(≤ 4.6 V)	٧
PD	Power Dissipation	0.3	W
TSOLDER	Soldering Temperature (10s)	260	°C
T _{STG}	Storage Temperature	-55 to 150	°C
T _{OPR}	Operating Temperature	0 to 70	°C

CAPACITANCE *(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C _{IN}	Input	V _{IN} = 0 V	_	20	pF
C _{OUT}	Output	V _{OUT} = 0 V	-	20	ρF

^{*} This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS (1)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N _{VB}	Number of Valid Blocks	4016	_	4096	Blocks

⁽¹⁾ The TH58512 occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V _{CC}	Power Supply Voltage	3.0	3.3	3.6	٧
V _{IH}	High Level Input Voltage	2.0	_	V _{cc} + 0.3	٧
V _{IL}	Low Level Input Voltage	-0.3*	_	0.8	>

^{*} $-2 \text{ V (pulse width} \leq 20 \text{ ns)}$

DC CHARACTERISTICS

 $(Ta = 0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V})$

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V to V _{CC}	_	_	±10	μА
I _{LO}	Output Leakage Current	$V_{OUT} = 0.4 V$ to V_{CC}	-	_	±10	μА
lcco1	Operating Current (Serial Read)	CE = V _{IL} , I _{UUI} = 0 mA, t _{cycie} = 50 ns	_	10	30	mΑ
I _{CCO3}	Operating Current (Command Input)	t _{cycle} = 50 ns		10	30	mA
lcco4	Operating Current (Data Input)	t _{cycle} = 50 ns	_	10	30	mA
I _{CCO5}	Operating Current (Address Input)	t _{cycle} = 50 ns	-	10	30	mA
I _{CCO7}	Programming Current	-	_	10	30	mA
I _{CCO8}	Erasing Current		-	10	30	mA
I _{CCS1}	Standby Current	CE = V _{IH}	_	_	1	mA
I _{CCS2}	Standby Current	<u>CE</u> = V _{CC} − 0.2 V	_		100	μА
VoH	High Level Output Voltage	I _{OH} = -400 μA	2.4		_	V
VOL	Low Level Output Voltage	I _{OL} = 2,1 mA			0.4	٧
I _{OL} (R/B)	Output Current of R/B Pin	V _{OL} = 0.4 V	_	8	-	mA

TOSHIBA TH58512FT

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(Ta = 0° to 70°C, V_{CC} = 3.3 $V \pm 0.3 V$)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
t _{CLS}	CLE Setup Time	0	_	ns	
t _{CLH}	CLE Hold Time	10	_	ns	
t _{C5}	CE Setup Time	0	_	ns	
t _{CH}	CE Hold Time	10	_	ns	
t _{WP}	Write Pulse Width	25	_	ns	
t _{ALS}	ALE Setup Time	0		i i s	
t _{ALH}	ALE Hold Time	10	-	ns	
t _{DS}	Data Setup Time	20	-	ns	
t _{DH}	Data Hold Time	10	_	nş	
twc	Write Cycle Time	50	-	ns	
t _{WH}	WE-High Hold Time	15	_	ns	
tww	WP High to WE Low	100	-	ns	
t _{RR}	Ready-to-RE Falling Edge	20		ns	
t _{RP}	Read Pulse Width	35		ns	
t _{RC}	Read Cycle Time	50	T - 1	ns	
trea	RE Access Time (Serial Data Access)		35	ns	
t _{CEH}	CE-High Time for Last Address in Serial Read Cycle	100	1 -	ns	(2)
tREAID	RE Access Time (ID Read)	-	35	ns	
toH	Data Output Hold Time	10		ns	
t _{RHZ}	RE High to Output High Impedance	_	30	ns	
t _{CHZ}	CE-High-to-Output-High Impedance	_	20	n\$	
t _{REH}	RE-High Hold Time	15		ns	
tiR	Output-High-Impedance-to-RE Rising Edge	0	- 1	112	
t _{RSTO}	RE Access Time (Status Read)	_	35	ns	
t _{CSTO}	CE Access Time (Status Read)	_	45	ns	
t _{RHW}	RE High to WE Low	0	***	กร	i i
t _{WHC}	WE High to CE Low	30		ns	
twhe	WE High to RE Low	30	_	ns	
t _{AR1}	ALE Low to RE Low (ID Read)	100	1 - 1	ns	Ì
t _{CR}	CE Low to RE Low (ID Read)	100	_	ns	
t _R	Memory Cell Array to Starting Address		25	μs	1
t _{WB}	WE High to Busy	_	200	ns	
t _{AR 2}	ALE Low to RE Low (Read Cycle)	50	_	ns	
tes	RE Last Clock Rising Edge to Busy (in Sequential Read)		200	ns	
tcRY	CE High to Ready (When interrupted by CE in Read Mode)	_	600 + tr (R/B)	ns	(1)
t _{RST}	Device Reset Time (Read/Program/Erase)	_	6/10/500	μs	

AC TEST CONDITIONS


Input level : 2.4 V/0.4 V

Input pulse rise and fall time : 3ns

Output load : $1 \text{ TTL} + C_L (100 \text{ pF})$

Note: (1) $\overline{\text{CE}}$ High to Ready time depends on the pull-up resistor tied to the R/ $\overline{\text{B}}$ pin. (Refer to Application Note(7) toward the end of this document.)

(2) Sequentral Read is terminated when t_{CEU} is grater than or equal to 100ns. If the \overline{RE} to \overline{CE} delay is less than 30 ns, R/\overline{B} signal stays Ready.



PROGRAMMING AND ERASING CHARACTERISTICS

(Ta = 0° to 70 °C, V_{CC} = 3.3 $V \pm 0.3 V$)


SYMBOL	PARAMETER	MIN	TYÞ.	МАХ	UNIT	NOTES
t _{PROG}	Average Programming Time		200	1000	μ\$	
N	Number of Programming Cycles on Same Page			10		(1)
t _{BERASE}	E Block Erasing Time		3	4	ms	
P/E	Number of Program/Erase Cycles			1E5		(2)

⁽¹⁾ Refer to Application Note 12 toward the end of this document.


⁽²⁾ Refer to Application Note 15 toward the end of this document.

TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram






Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram




: V_{IH} or V_{IL}


Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




Read Cycle (1) Timing Diagram





Read Cycle (1) Timing Diagram: When Interrupted by CE




1999-06-30 9/33












Sequential Read (2) Timing Diagram






: V_{IH} or V_{IL}


Auto-Program Operation Timing Diagram



Auto Block Erase Timing Diagram



ID Read Operation Timing Diagram



PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the WE signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register. Address information is latched on the rising edge of \overline{WE} if ALE is High. Input data is latched if ALE is Low.

Chip Enable: CE

The device goes into a low-power Standby mode when \overline{CE} goes High during a Read operation. The \overline{CE} signal is ignored when device is in Busy state (R/B = L), such as during a Program or Erase operation, and will not enter Standby mode even if the \overline{CE} input goes High. The \overline{CE} signal must stay Low during the Read mode Busy state to ensure that memory array data is correctly transferred to the data register.

Write Enable: WE

The WE signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The \overline{RE} signal controls serial data output. Data is available trea after the falling edge of \overline{RE} . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

I/O Port: I/O1 to 8

The I /O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP

The WP signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when WP is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

Ready/Busy: R/B

The R/\overline{B} output signal is used to indicate the operating condition of the device. The R/\overline{B} signal is in Busy state $(R/\overline{B}=L)$ during the Program, Erase and Read operations and will return to Ready state $(R/\overline{B}=H)$ after completion of the operation. The output buffer for this signal is an open drain.




Figure 1. Pinout

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.




Figure 2. Schematic Cell Layout

A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes 1 block = 528 bytes \times 32 pages = (16K + 512) bytes Capacity = 528 bytes \times 32 pages \times 4096 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	1/08	1/07	1/06	1/05	1/04	1/03	1/02	1/01
First cycle	A7	А6	A5	A4	A3	A2	A1	A0
Second cycle	A16	A15	A14	A13	A12	A11	A10	A9
Third cycle	A24	A23	A22	A21	A20	A19	A18	A17
Fourth cycle	*L	A25						

A0 to A7: Column address
A9 to A25: Page address
(A14 to A25: Block address
A9 to A13: NAND address in block)

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the ten different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, \overline{CE} , \overline{WE} , \overline{RE} and \overline{WP} signals, as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	CE	WE	RE	WP
Command Input	н	L	L	F	н	*
Data Input	L	L	L	工工	н	*
Address Input	L	н	L	7_5	н	*
Serial Data Output	L	L	L	н	7	*
During Programming (Busy)	*	*	*	*	*	н
During Erasing (Busy)	*	*	*	*	*	н
Program, Erase Inhibit	*	*	*	*	*	L

H: VIH, L: VIL, *: VIH or VIL


^{*:} A8 is automatically set to Low or High by a 00H command or a 01H command.

^{*:} I/O2 to I/O8 must be set to Low in the fourth cycle.

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read Mode (1)	00	_	
Read Mode (2)	01	_	
Read Mode (3)	50	_	
Reset	FF	_	0
Auto Program	10	_	
Auto Block Erase	60	D0	
Status Read	70	_	0
ID Read	90	_	

HEX data bit assignment (Example)



Once the device has been set to Read mode by a 00H, 01H or 50H command, additional Read commands are not needed for sequential page Read operations. Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states


	CLE	ALE	CE	WE	RE	I/O1 TO I/O8	Power
Output Select	L	L	L	н	L	Data output	Active
Output Deselect	L	L	L	н	Н	High impedance	Active
Standby	L	L	Н	н	*	High impedance	Standby

 $H\colon V_{IH} \ L\colon V_{IL} \qquad \hbox{$\star\colon$} V_{IH} \ \text{or} \ V_{IL}$


DEVICE OPERATION

Read Mode (1)

Read mode (1) is set when a "00H" command is issued to the Command register. Refer to Figure 3 below for timing details and the block diagram.




Read Mode (2)




Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



Sequential Read (1)(2)(3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only. When the page address reaches the next block address, read command(00H/01H/50H) and address input are needed.

TOSHIBA TH58512FT

Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port on the \overline{RE} clock after a "70H" command input. The resulting information is outlined in Table 5.

Table 5. Status output table

	STATUS		OUTPUT
1/01	Pass / Fail	Pass: 0	Fail: 1
1/02	Not Used	0	
1/03	Not Used	0	
1/04	Not Used	0	
1/05	Not Used	0	
1/06	Not Used	0	
1/07	Ready / Busy	Ready: 1	Busy: 0
1/08	Write Protect	Protect: 0	Not Protected: 1

The Pass/Fail status on I/O1 is only valid when the device is in the Ready state.

An application example with multiple devices is shown in Figure 6.





Figure 6. Status Read timing application example

System Design Note: If the R/B pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


Auto Page Program

The device carries out an Automatic Page Program operation when it receives a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



Auto Block Erase

The Auto Block Erase operation starts on the rising edge of WE after the Erase Start command "DOH" which follows the Erase Setup command "60H". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




Reset

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state. The address and data registers are set as follows after a Reset:


Address Register: All "0"
Data Register: All "1"
Operation Mode: Wait state

The response to an "FFH" Reset command input during the various device operations is as follows:


· When a Reset (FFH) command is input during programming




· When a Reset (FFH) command is input during erasing




When a Reset (FFH) command is input during a Read operation



· When a Status Read command (70H) is input after a Reset




· When two or more Reset commands are input in succession



ID Read

The TH58512 contains ID codes which identify the device type and the manufacturer. The ID codes can be read out under the following timing conditions:



For the specifications of the access times t_{REAID} , t_{CR} and t_{AR1} refer to the AC Characteristics.

Figure 13. ID Read timing

Table 6. Code table

	I/O8	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	Hex Data
Maker code	1	0	0	1	1	0	0	0	98H
Device code	0	1	1	1	0	1	1	0	76H

TOSHIBA

APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(2) Restriction of command while Busy state

During Busy state, do not input any command except 70H and FFH.

(3) Pointer control for "00H", "01H" and "50H"

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 14 is a block diagram of their operations.

Table 7. Pointer Destination

Read Mode	Command	Pointer
(1)	00H	0 to 255
(2)	01H	256 to 511
(3)	50H	512 to 527





Figure 14. Pointer control

The pointer is set to region A by the "00H" command, to region B by the "01H" command, and to region C by the "50H" command.

(Example)

The "00H" command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50H command.





Figure 15. Example of How to Set the Pointer


TOSHIBA TH58512FT

(4) Acceptable commands after Serial Input command "80H"


Once the Serial Input command "80H" has been input, do not input any command other than the Program Execution command "10H" or the Reset command "FFH".



If a command other than "10H" or "FFH" is input, the Program operation is not performed.



(5) Status Read during a Read operation




The device status can be read out by inputting the Status Read command "70H" in Read mode. Once the device has been set to Status Read mode by a "70H" command, the device will not return to

Therefore, a Status Read during a Read operation is prohibited.

However, when the Read command "00H" is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary.


(6) Auto programming failure


Read mode.



(7) R/\overline{B} : termination for the Ready/Busy pin (R/\overline{B})

A pull-up resistor needs to be used for termination because the R/\overline{B} buffer consists of an open drain circuit.





This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.

(8) Status after power-on

The following sequence is necessary because some input signals may not be stable at power-on.




Figure 20.

(9) Power-on/off sequence:

The WP signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary:





Figure 21. Power-on/off Sequence


(10) Note regarding the \overline{WP} signal

The Erase and Program operations are automatically reset when \overline{WP} goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing




Disable Erasing



(11) When four address cycles are input

Although the device may read in a fourth address, it is ignored inside the chip.

Read operation



Internal read operation starts when WE goes High in the third cycle.

Figure 22

Program operation




Figure 23.

(12) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 10 segments. Each segment can be programmed individually as follows:





Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be "1" (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all "1").

(13) Note regarding the RE signal


The internal column address counter is incremented synchronously with the \overline{RE} clock in Read mode. Therefore, once the device has been set to Read mode by a "00H", "01H" or "50H" command, the internal column address counter is incremented by the \overline{RE} clock independently of the address input timing. If the \overline{RE} clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array \rightarrow register) will occur and the device will enter Busy state. (Refer to Figure 25.)



Hence the RE clock input must start after the address input.

(14) Invalid blocks (bad blocks)

The device contains unusable blocks. Therefore, the following issues must be recognized:



Check if the device has any bad blocks after device installation into the system. Do not try to access bad blocks. A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate.

The number of valid blocks is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Blocks	4016	1	4096	Block

Figure 26.

Figure 28 shows the flow for bad block testing

(15) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE			
Block Erase Failure		Status Read after Erase → Block Replacement			
Page	Programming Failure	Status Read after Program → Block Replacement			
Single Bit Programming Failure "1 → 0"		(1) Block Verify after Program → Retry			
		(2) ECC			

- ECC : Error Correction Code → Hamming Code etc. Example: 1-bit correction & 2-bit detection
- Block Replacement

<u>Program</u>



When an error hoppens in Block A, try to reprogram the data into another (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

When an error occurs for an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

BAD BLOCK TEST FLOW

C : Checkerboard pattern $\overline{\mathbf{C}}$: Inverted checkerboard pattern Blank check : 1 Block Read (FFH) Test Start Block No. = 1 ¥-Pass Blank Check ¥ Fail **Bad Block** B No. = B No. + 1 Nο B No. >4096 ¥ Yes Block No. = 1 ¥* 32-Page C - Patt Prog Fail ¥ Pass Fail Read (00H) B No. = B No. + 1 ¥ Pass Fail No Block Erase Bad B No. = 4096 **▼** Pass Block 32-Page C - Pott Prog Fail. Yes Pass Fail Read (00H) ¥ Pass Fail Block B No. = 4096 Yes V Test End

Figure 28.

PACKAGE DIMENSIONS

• Plastic TSOP