# BURR-BROWN®



AVAILABLE IN DIE FORM

# **Fast-Settling FET-Input Very High Accuracy** INSTRUMENTATION AMPLIFIER

# **FEATURES**

- LOW BIAS CURRENT: 50pA, max
- FAST SETTLING: 4µs to 0.01%
- HIGH CMR: 106dB, min; 90dB at 10kHz
- CONVENIENT INTERNAL GAINS: 1, 10, 100, 200, 500
- VERY-LOW GAIN DRIFT: 10 to 50ppm/°C
- LOW OFFSET DRIFT: 2µV/°C
- LOW COST
- PINOUT COMPATIBLE WITH AD524 AND AD624, allowing upgrading of many existing applications

# **APPLICATIONS**


- Fast scanning rate multiplexed input data acquisition system amplifier
- Fast differential pulse amplifier
- · High speed, low drift gain block
- Amplification of low level signals from high impedance sources and sensors
- Instrumentation amplifier with input low pass filtering using large series resistors
- Instrumentation amplifier with overvoltage input protection using large series resistors
- Amplification of signals from strain gauges, thermocouples, and RTDs

# DESCRIPTION

The INAII0 is a monolithic FET input instrumentation amplifier with a maximum bias current of 50pA. The circuit provides fast settling of 4µs to 0.01%. Laser trimming guarantees exceptionally good DC performance. Voltage noise is low, and current noise is virtually zero. Internal gain set resistors guarantee high gain accuracy and low gain drift. Gains of 1, 10, 100, 200, and 500 are provided.

The inputs are inherently protected by P-channel FETs on each input. Differential and commonmode voltages should be limited to ±Vcc. When severe overvoltage exists, use diode clamps as shown in the application section.

The INAII0 is ideally suited for applications requiring large input resistors for overvoltage protection or filtering. Input signals from high source impedances can easily be handled without degrading DC performance. Fast settling for rapid scanning data acquisition systems is now achievable with one component, the INAIIO.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-645B

# **SPECIFICATIONS**

**ELECTRICAL** At  $\pm 25^{\circ}$ C,  $\pm V_{cc} = 15$ VDC,  $R_{L} = 2k\Omega$  unless otherwise noted.

	-	INA110AG			- 1	VA110BG/S	iG .	10	IA110KP/K	U	Ė
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN											
Range of Gain		1		800	•	l	•		<u> </u>	•	V/V
Gain Equation <sup>(1)</sup>		•				- - (40K/(Ra	+ 50Ω)1			-	V/V
Gain Error, DC: G = 1			0.002	0.04			0.02		٠ ا		%
G = 10			0.01	0.1		0.005	0.05		٠ ا		%⋅
G = 100			0.02	0.2		0.01	0.1			•	%
G = 200			0.04	0.4	and the	0.02	0.2	: in :/#-		9. 25.	%
G = 500			0.1	1.0		0.05	0.5		١: ١	•	%.
Gain Temp. Coefficient: G = 1			±3	±20 ±20		±2	±10 ±10		1 :		ppm/°
G = 10 G = 100			±4` ±6	±40	+	±3	±10				ppm/°
G = 200			±10	±60		: ±5	±30				ppm/°
G = 500		-	±25	±100	•	±10	±50				ppm/°
Nonlinearity, DC: G = 1		7.5	±0.001	±0.01	1.1	±0.0005	±0.005			•	% of F
G = 10			±0.002	±0.01		±0.001	±0.005			•	% of F
G = 100		70	±0.004	±0.02		±0.002	±0.01		1.75	÷ "	% of F
G = 200			±0.006	±0.02		±0.003	±0.01			*	% of F
G = 500			±0,01	±0.04		±0.005	±0.02				% of F
OUTPUT									,		
Voltage, R <sub>L</sub> = 2kΩ	Over temp	±10	±12.7		*	•		•	. •	l □	٧
Current	Over temp	±5	±25	[ ]	*	l •	-	•	*		mA
Short-Circuit Current	0. 1.00	-	±25	, è		:				3 g 35	mA pF
Capacitive Load	Stability		5000	L		L <u>*</u>	<u> </u>		L <u>.</u>	L	pr
INPUT						. :					
OFFSET VOLTAGE <sup>(2)</sup>			-	,		, ,	ŀ	•		,	
Initial Offset: G, P			±(100 +	±(500 +		±(50 +	±(250 +		•	. *	μV
			1000/G)	5000/G)		600/G)	3000/G)	-			
U						1			±(200 +	±(1000+	μ۷
			1/01		٠.	±(1+	±(2+		2000/G)	5000/G)	μV/°C
vs Temperature			±(2+ 20/G)	±(5 + 100/G)		10/G)	50/G)				μν/-
vs Supply	V <sub>cc</sub> = ±6V to		±(4+	±(30 +		±(2+	±(10 +				μV/V
vs Supply	±18V		60/G)	300/G)		30/G)	180/G)		1	l	
BIAS CURRENT											
Initial Bias Current	Each input		20	100		10	50		*		pΑ
Initial Offset Current	,		2	50		1	25				pΑ
Impedance: Differential			5×10 <sup>12</sup>   6			•	}		•		Ω∥ρϜ
Common-Mode			2×10 <sup>12</sup>   1			•			*		Ω∥ρΓ
VOLTAGE RANGE	VIN Diff. = 0V(3)		ł			ì	İ		ł	l .	
Range, Linear Response		±10	· ±12					•			V
CMR with 1kΩ Source Imbalance:							,				
G = 1	DÇ	70	90		80	100		· :	:		dB
G = 10	DC	87	104		96 106	112		:			dB dB
G = 100 G = 200	DC DC	100 100	110 110		106	116	1			1	dB
G = 500	DC	100	110		106	116	Ì			]	dB.
		100					<del> </del>	· · · · · ·		<del> </del>	
NOISE, Input <sup>40</sup> Voltage, fo = 10kHz			10				<b>l</b> .				nV√F
voltage, $t_0 = 10kHz$ $f_0 = 0.1Hz$ to 10Hz			10	1	1		1	1			μVp-r
Current, fo = 10kHz			1.8		}		1	1		1	fA√√F
NOISE, Output <sup>(4)</sup>					l		ŀ			1 :	"••
Voltage, fo = 10kHz			65		1	*			• .		nV/√F
$f_B = 0.1Hz$ to $10Hz$			8	1		•	)	l	•	1	μVp-
DYNAMIC RESPONSE	•										
Small Signal: G = 1	−3dB		2.5				[	[ ·	•	T	MHz
G = 10			2.5	j						1	MHz
G = 100			470	1		• .	1				kHz
G = 200			240		1	*	1	ļ	•		kHz
G = 500		ļ	100	1	<i>,</i>	•		İ	· •		kHz
Full Power	V <sub>our</sub> = ±10V,	100	070					١ ,			kHz
Slow Bata	$R_L = 2k\Omega$ G = 1 to 100	190 12	270		🖫	:		1	:	1	Kriz V/μs
Siew Rate Settling Time:	G = 1 (0 100	12	17		l -	•	l	l ·	1	1	V/μ8
0.1%, G = 1	Vo = 20V step		4				1	1		1 .	μ3
G = 10	10 - 204 steb	Ì	2		l		1	1		1	μs
G = 100			3	1	[		l .	l	• .	1	μs
G = 200		•	5	1				• •	•	1.	μз
G = 500	,		11			1 .			1 .	1	μs

Burr-Brown IC Data Book

# **INSTRUMENTATION AMPLIFIERS**

# **ELECTRICAL (CONT)**

-			INA110AG	1		NA110BG/S	3G	F	NA110KP/K	U	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Settling Time:  0.01%, G = 1     G = 10     G = 100     G = 200     G = 500  Overload Recovery <sup>(5)</sup>	Vo = 20V step		5 3 4 7 16	12.5 7.5 7.5 12.5 25		•	• • • •		* * * * * * * * * * * * * * * * * * * *		με - με - με - με - με -
POWER SUPPLY								;	10.00		
Rated Voltage Voltage Range Quiescent Current	V <sub>o</sub> = 0V	±6	±15 ±3.0	±18 ±4.5	•	•	:	• • • • • • • • • • • • • • • • • • •	•	2 0 2 0	V t MA
TEMPERATURE RANGE											
Specification: A, B, K S Operation Storage		-25 -55 -65	100	+85 +125 +150	-55 •	~	+ +125 +	0 −25 −40	•	+70 +85 +85	္ နွဲဂ်င္ပံဂ်င္

\* Same as INA110AG.

NOTES: (1) Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R<sub>a</sub>, between pin 3 and pins 11, 12, and 16. Gain accuracy is a function of R<sub>a</sub> and the internal resistors which have a ±20% tolerance with 20ppm/°C drift. (2) Adjustable to zero. (3) For differential input voltage other than zero, see Typical Performance Curves. (4) Vacise at =  $\sqrt{V_N^2}$  INPUT +  $(V_N \text{ current/Gain})^2$ . (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

## **ABSOLUTE MAXIMUM RATINGS**

Supply±1	
Input voltage Range ±\	/cc
Operating Temperature Range: G55°C to +125	°C
P, U25°C to +85	°C
Storage Temperature Range: G65°C to +150	°C
P, U40°C to +85	
Lead Temperature (soldering 10s): G, P +300	°C
(soldering 3s): U+260	
Output Short-Circuit Duration Continuous to Comm	on

# **BURN-IN SCREENING**

Burn-in screening is an option available for both the plastic- and ceramic-packaged INA110. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: +85°C Ceramic "-BI" models: +125°C

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

# **PIN CONFIGURATION**

			×200	•
-In	1	16		
+In	2	15	Output Offset Adjust	
RG	3	14	Output Offset Adjust	-
Input Offset Adjust	4	13	×10	
Input Offset Adjust	5	12	X100	
Reference	6	11	×500 ·	
−V <sub>cc</sub>	7	10	Output Sense	
+Vcc	8	9	Output	
			I	

# **ORDERING INFORMATION**

Model	Package	Temperature Range
INA110AG	Ceramic DIP	-25°C to +85°C
INA110BG	Ceramic DIP	-25°C to +85°C
INA110SG	Ceramic DIP	-55°C to +125°C
INA110KP	Plastic DIP	0°C to +70°C
INA110KU	Plastic SO	0°C to +70°C


### **BURN-IN SCREENING OPTION** See text for details.

		_
		, .
Model	Package	•
		-

Model	Package	Burn-in Temp. (160h) <sup>(1)</sup>
INA110AG-BI		
INA110BG-BI	Ceramic DIP	+125°C
INA110SG-BI	Ceramic DIP	+125°C
INA110KP-BI	Plastic DIP	+85°C
INA110KU-BI	Plastic SO	+85°C

NOTE: Or equivalent combination. See text.

# **MECHANICAL**




at seating plane.


	1110	TIEO	MILLETIN	
MIG	MIN	MAX	MIN	MAX
A	.790	.810	20.07	20.57
Ç	.105	.170	2.67	4.32
D	.015	.021	0.38	0.53
F	.048	.060	1.22	1.52
Ğ	.100 E	ASIC	2.54 8	ASIC
н	.030	.070	0.76	1.78
J	.008	.012	0.20	0.30
К	.120	.240	3.05	6.10
L	.300 E	ASIC	7.62 E	BASIC
М	-	10°	ı	10*
N.	.025	.080	0.64	1,52

Burr-Brown IC Data Book

3-67


Vol. 33







# **TYPICAL PERFORMANCE CURVES**

 $T_A = 25$ °C,  $\pm V_{CC} = 15$ VDC unless otherwise noted.







Burr-Brown IC Data Book

# DISCUSSION OF **PERFORMANCE**

A simplified diagram of the INAII0 is shown on the first page. The design consists of the classical three operational amplifier configuration with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits.

The input section (A1 and A2) incorporates high performance, low bias current, and low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide high input impedance ( $10^{12}\Omega$ ). Laser-trimming is used to achieve low offset voltage. Input cascoding assures low bias current and high CMR. Thin-film resistors on the integrated circuit provide excellent gain accuracy and temperature stability.

The output section (A<sub>3</sub>) is connected in a unity-gain difference amplifier configuration. Precision matching of the four  $10k\Omega$  resistors, especially over temperature and time, assures high common-mode rejection.

# BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure I shows the proper connections for power supply and signal. Supplies should be decoupled with lµF tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Resistance in series with the reference (pin 6) will degrade CMR. Also to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins. The layout shown in Figure 2 is suggested for best performance.




FIGURE 1. Basic Circuit Connection.




FIGURE 2. Suggested PC Board Layout for INAI10.

# **OFFSET ADJUSTMENT**

Figure 3 shows the offset adjustment circuit for the INAIIO. Both the offset of the input stage and output stage can be adjusted separately. Notice that the offset referred to the INA110's input (RTI) is the offset of the input stage plus the offset of the output stage divided by the gain of the input stage. This allows specification of offset independent of gain.




FIGURE 3. Offset Adjustment Circuit.

For systems using computer autozeroing techniques, neither offset nor offset drift are of concern. In many other applications the factory-trimmed offset gives excellent results. When greater accuracy is desired, one adjustment is usually sufficient. In high gains (>100) adjust only the input offset, and in low gains the output offset. For higher precision in all gains, both can be adjusted by first selecting high gain and adjusting input offset and then low gain and adjusting output offset. The offset adjustment will, however, add to the drift by approximately 0.33 µV/°C per 100 µV of input offset voltage that is adjusted. Therefore, care should be taken when considering use of adjustment.

Output offsetting can be accomplished as shown in Figure 4 by applying a voltage to the reference (pin 6) through a buffer. This limits the resistance in series with pin 6 to minimize CMR error. Be certain to keep this resistance low. Note that the offset error can be adjusted at this reference point with no appreciable degradation in offset drift.




FIGURE 4. Output Offsetting.

## **GAIN SELECTION**

Gain selection is accomplished by strapping the appropriate pins together on the INAIIO. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy.

TABLE I. Internal Gain Connections.

Gain	Connect pin 3 to pin —	Gain Accuracy (%)	Gain Drift (ppm/°C)		
The following					
1	none	0.02	10		
10	13	0.05	10		
100	12	0.1	20		
200	16	0.2	30		
500	11	0.5	50		
The following gains have typical accuracy as shown:					
300	12 & 16	0.25	10		
600	11 & 12	0.25	40		
700	11 & 16	2.0	. 40		
800	11, 12, & 16	2.0	80		

Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R<sub>G</sub>, between pin 3 and pins 12, 16, and 11. Gain accuracy is a function of RG and the internal resistors which have a ±20% tolerance with 20ppm/°C drift. The equation for choosing R<sub>G</sub> is shown below.

$$R_G = \frac{40k}{G-1} - 50\Omega$$

Gain can also be changed in the output stage by adding. resistance to the feedback loop shown in Figure 5. This is useful for increasing the total gain or reducing the input stage gain to prevent saturation of input amplifiers.

The output gain can be changed as shown in Table II. Matching of R1 and R3 is required to maintain high CMR. R2 sets the gain with no effect on CMR.

TABLE II. Output Stage Gain Control.

Output Stage Gain	R <sub>1</sub> and R <sub>2</sub>	R <sub>2</sub>
2	1,2kΩ	2.74kΩ
5	1kΩ	511Ω
10	1,5kΩ	340Ω

# **COMMON-MODE INPUT RANGE**

It is important not to exceed the input amplifiers' dynamic range (see Typical Performance Curves). The differential input signal and its associated commonmode voltage should not cause the output of A1 and A2 (input amplifiers) to exceed approximately ±10V with ±15V supplies or nonlinear operation will result. Such large common-mode voltages, when the INAII0 is in high gain, can cause saturation of the input stage even though the differential input is very small. This can be avoided by reducing the input stage gain and increasing the output stage gain with an H pad attenuator (see Figure 5).




FIGURE 5. Gain Adjustment of Output Stage Using H Pad Attenuator.

# **OUTPUT SENSE**

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to load currents are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is to be supplied, a power booster can be placed within the feedback loop as shown in Figure 6. Buffer errors are minimized by the loop gain of the output amplifier.

3-71




FIGURE 6. Current Boosting the Output.

# LOW BIAS CURRENT OF FET INPUT **ELIMINATES DC ERRORS**

Because the INAIIO has FET inputs, bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp levels produce no more than microvolts through megohm sources. Thus, input filtering and input series protection are readily achievable.

A return path for the input bias currents must always be provided to prevent charging of stray capacitance. Otherwise the output can wander and saturate. A  $1M\Omega$  to  $10M\Omega$  resistor from the input to common will return floating sources such as transformers, thermocouples, and AC-coupled inputs (see Applications section).

# **DYNAMIC PERFORMANCE**

The INAII0 is a fast-settling FET input instrumentation amplifier. Therefore, careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with input capacitance to reduce the overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins (see Figure 2 for PC board layout).

Applications with balanced-source impedance will provide the best performance. In some applications, mismatched source impedances may be required. If the impedance in the negative input exceeds that in the positive input, stray capacitance from the output will create a net negative feedback and improve the circuit stability. If the impedance in the positive input is greater, the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback depends upon source impedance imbalance, operating gain, and board layout. The addition of a small bypass capacitor of 5pF to 50pF directly between the inputs of the IA will generally eliminate any positive feedback. CMR errors due to the input impedance mismatch will also be reduced by the capacitor.

The INAIIO is designed for fast settling with easy gain selection. It has especially excellent settling in high gain. It can also be used in fast-settling unity-gain applications. As with all such amplifiers, the INAIIO does exhibit significant gain peaking when set to a gain of 1. It is, however, unconditionally stable. The gain peaking can be cancelled by band-limiting the negative input to 400kHz with a simple external RC circuit for applications requiring flat response. CMR is not affected by the addition of the 400kHz RC in a gain of 1.

Another distinct advantage of the INAIIO is the high frequency CMR response. High frequency noise and sharp common-mode transients will be rejected. To preserve AC CMR, be sure to minimize stray capacitance on the input lines. Matching the RCs in the two inputs will help to maintain high AC CMR.

# **APPLICATIONS**

In addition to general purpose uses, the INA110 is designed to accurately handle two important and demanding applications: (1) inputs with high source impedances such as capacitance/crystal/photodetector sensors and low-pass filters and series-input protection devices, and (2) rapid-scanning data acquisition systems requiring fast settling time. Because the user has access to the output sense, current sources can also be constructed using a minimum of external components. Figures 7 through 24 show application circuits.




FIGURE 7. Transformer-Coupled Amplifier.

Transducer or Other Floating Source

Bias Current Return

INA110

FIGURE 8. Floating Source Instrumentation Amplifier.

FIGURE 9. Instrumentation Amplifier with Shield Driver.

INSTRUMENTATION AMPLIFIERS




FIGURE 10. Bridge Amplifier with 1Hz Low-Pass Input Filter.




FIGURE 11. AC-Coupled Differential Amplifier for Frequencies Greater Than 0.016Hz.




FIGURE 12. Programmable-Gain Instrumentation Amplifier (Precision Noninverting or Inverting Buffer with Gain).

Burr-Brown IC Data Book

3-73

Vol. 33




FIGURE 13. Ratiometric Light Amplifier (Absorbance Measurement).




FIGURE 14. Rapid-Scanning-Rate Data Acquisition Channel with 5µs Settling to 0.01%.




FIGURE 15. Fast-Settling Low-Noise Instrumentation Amplifier with Gain of 1000.




FIGURE 16. Precision Gain-of-10 Amplifier with 60Hz Input Notch Filter.




FIGURE 17. Input-Protected Instrumentation Amplifier with Minimal Degradation of DC Accuracy.




FIGURE 18. Unity-Gain Differential Amplifier with Common-Mode Voltage Range of 1000V.




FIGURE 19. Load Cell Weighing Scale Instrumentation Amplifier.




FIGURE 20. Differential Input Power Amplifier.




FIGURE 21. Differential Input FET Buffered Current Source.




FIGURE 22. Thermocouple Amplifier with Cold Junction Compensation and Input Low-Pass Filtering (< 1Hz).




FIGURE 23. Differential Input/Differential Output Amplifier.




FIGURE 24. Digitally-Controlled Fast-Settling Programmable-Gain Instrumentation Amplifier.