

---

# HD66730/HD66731

(Dot-Matrix Liquid Crystal Display Controller/Driver Supporting  
Japanese Kanji, Korean Font Display)

## HITACHI

---

### Description

The HD66730/1 is a dot-matrix liquid crystal display controller (LCD) and driver LSI that displays Japanese characters consisting of kanji, hiragana and katakana according to the Japanese Industrial Standard (JIS) Level-1 Kanji Set. The HD66730/1 incorporates the following five functions on a single chip: (i) display control function for the dot matrix LCD, (ii) a display RAM to store character codes, (iii) ROM fonts to support kanji, (iv) liquid crystal driver, and (v) a booster to drive the LCD. A two 6-character (HD66730) or four 10-character (HD66731) kanji display can easily be achieved by receiving character codes (2 bytes/character) from the MPU.

The font ROM includes 2,965 kanji from the JIS Level-1 Kanji Set, 524 JIS non-kanji characters, and 128 half-size alphanumeric characters and symbols. Full-size fonts such as Japanese kanji and half-size of fonts such as alphanumeric characters can be displayed together.

In addition, display control equivalent to full bit mapping can be performed through horizontal and vertical dot-by-dot smooth scroll functions for each display line. To help make systems more compact, a three-line clock synchronous serial transfer method is adopted in addition to an 8-bit bus for interfacing with a microcomputer.

### Features

- Dot-matrix liquid crystal display controller/driver supporting the display of kanji according to JIS Level-1 Kanji Set
- Large character generator ROM: 510 kbits
  - Kanji according to JIS Level-1 Kanji Set (11 × 12 dots): 2,965-character font
  - JIS non-kanji (11 × 12 dots): 524-character font
  - Half-size alphanumeric characters and symbols (5 × 12 dots): 128-character font
- Display of 11 × 12 dots for full-size fonts consisting of kanji and kana, 5 × 12 dots for half-size fonts of alphanumeric characters and symbols in the same display
- 2-line 6-character full-size font display with a single chip (HD66730)
- 4-line 10-character full-size font display with a single chip (HD66731)
- Expansion driver interface: maximum 2-line 20-character (or 4-line 10-character) display (HD66730)
- Dot matrix font and 71 marks and icons (96 at HD66731)

## HD66730/HD66731

- Various display control functions: horizontal smooth scroll (in dot units), vertical smooth scroll, white black inversion/blinking/white black inversion blinking character display, cursor display, display on/off
- Display data RAM: 40 × 2 bytes (stores codes to support 40 characters in a full-size font)
- Character generator RAM: 8 × 26 bytes (displays 8 characters of a 12 × 13 dot user font)
- 16-byte 96-segment RAM
- Three-line clock synchronous serial bus, 8-bit bus interface
- Built-in double/triple liquid-crystal voltage booster circuit and built-in oscillator (operating frequency can be adjusted through external resistors)
- Operating power supply voltage: 2.4V to 5.5V; liquid crystal display voltage: 3.0V to 13.0V
- HD66730: QFP 1420-128 (0.5 mm pitch), bare-chip
- HD66731: TCP-171 (straight), TCP-206 (bent), chip with bump


### List 1 Programmable Duty Cycles

Duty Drive Setting	Number of Display Characters in Full-Size Font		Number of Segments/Marks	
	HD66730	HD66731	HD66730	HD66731
1/14	One 6-character	One 10-character	71pcs	96pcs
1/27	Two 6-character	Two 10-character	71pcs	96pcs
1/40	—	Three 10-characters	—	96pcs
1/53	—	Four 10-characters	—	96pcs

### Ordering Information


Type No.	Package	Number of Display character	CGROM
HD66730A00FS	FP-128	Two 6-characters	JIS Level-1 Kanji (A00)
HCD66730A00	Bare chip	Two 6-characters	
HD66731A00TA0L	Straight TCP	Three 8-characters	
HD66731A00TB0L	Bending TCP	Four 10-characters	
HCD66731A00BP	Au-bumped chip	Four 10-characters	
HD66730A01FS	FP-128	Two 6-characters	Korean font (A01)
HCD66730A01	Bare chip	Two 6-characters	
HD66731A01TA0L	Straight TCP	Three 8-characters	
HD66731A01TB0L	Bending TCP	Four 10-characters	
HCD66731A01BP	Au-bumped chip	Four 10-characters	

Block Diagram (HD66730)




# HD66730/HD66731

## Pin Arrangement (HD66730)




TCP Dimensions (HD66731TA0: Three 8-characters)




# HD66730/HD66731

## TCP Dimensions (HD66731TB0: Four 10-characters)



The Location of Bonding Pads (HD66730)



Pin No.	Function	Coordinate		Pin No.	Function	Coordinate		Pin No.	Function	Coordinate	
		X	Y			X	Y			X	Y
1	SEG34	-2602	3012	31	SEG64	-3522	-2183	61	C2	1896	-2959
2	SEG35	-2984	3012	32	SEG65	-3522	-2364	62	C1	2057	-2959
3	SEG36	-3263	3012	33	SEG66	-3522	-2544	63	V5OUT2	2219	-2959
4	SEG37	-3522	3012	34	SEG67	-3522	-2774	64	V5OUT3	2478	-2959
5	SEG38	-3522	2782	35	SEG68	-3522	-2984	65	V5	2782	-2984
6	SEG39	-3522	2582	36	SEG69	-3160	-2984	66	V4	3016	-2984
7	SEG40	-3522	2341	37	SEG70	-2860	-2984	67	V3	3253	-2984
8	SEG41	-3522	2161	38	SEG71	-2660	-2984	68	V2	3522	-2984
9	SEG42	-3522	1981	39	V <sub>CC</sub>	-2435	-2984	69	V1	3522	-2806
10	SEG43	-3522	1801	40	RESET*	-2233	-2984	70	COM25/D	3522	-2626
11	SEG44	-3522	1621	41	OSC2	-2063	-2984	71	COM24	3522	-2445
12	SEG45	-3522	1440	42	OSC1	-1859	-2984	72	COM23	3522	-2265
13	SEG46	-3522	1260	43	CL1	-1689	-2984	73	COM22	3522	-2085
14	SEG47	-3522	1030	44	CL2	-1519	-2984	74	COM21	3522	-1855
15	SEG48	-3522	800	45	SEGD	-1349	-2984	75	COM20	3522	-1625
16	SEG49	-3522	620	46	M	-1179	-2984	76	COM19	3522	-1444
17	SEG50	-3522	439	47	RW/SID	-975	-2984	77	COM18	3522	-1264
18	SEG51	-3522	259	48	RS/CS*	-771	-2984	78	COM17	3522	-1084
19	SEG52	-3522	79	49	E/SCLK	-567	-2984	79	COM16	3522	-854
20	SEG53	-3522	-101	50	IM	-363	-2984	80	COM15	3522	-624
21	SEG54	-3522	-281	51	DB0/SOD	-146	-2984	81	COM14	3522	-443
22	SEG55	-3522	-462	52	DB1	71	-2984	82	COM13	3522	-263
23	SEG56	-3522	-642	53	DB2	287	-2984	83	COM12	3522	-83
24	SEG57	-3522	-822	54	DB3	504	-2984	84	COM11	3522	97
25	SEG58	-3522	-1002	55	DB4	721	-2984	85	COM10	3522	277
26	SEG59	-3522	-1182	56	DB5	938	-2984	86	COM9	3522	458
27	SEG60	-3522	-1363	57	DB6	1154	-2984	87	COM8	3522	638
28	SEG61	-3522	-1543	58	DB7	1371	-2984	88	COM7	3522	818
29	SEG62	-3522	-1723	59	GND	1533	-2984	89	COM6	3522	998
30	SEG63	-3522	-1939	60	V <sub>ci</sub>	1730	-2959	90	COM5	3522	1178

---


**HD66730/HD66731**

---

Pin No.	Function	Coordinate		Pin No.	Function	Coordinate		Pin No.	Function	Coordinate	
		X	Y			X	Y			X	Y
91	COM4	3522	1409	104	SEG9	2152	3012	117	SEG22	-191	3012
92	COM3	3522	1639	105	SEG10	1972	3012	118	SEG23	-371	3012
93	COM2	3522	1819	106	SEG11	1791	3012	119	SEG24	-551	3012
94	COM1	3522	1999	107	SEG12	1611	3012	120	SEG25	-731	3012
95	COMS	3522	2179	108	SEG13	1431	3012	121	SEG26	-912	3012
96	SEG1	3522	2410	109	SEG14	1251	3012	122	SEG27	-1092	3012
97	SEG2	3522	2590	110	SEG15	1071	3012	123	SEG28	-1272	3012
98	SEG3	3522	2819	111	SEG16	890	3012	124	SEG29	-1452	3012
99	SEG4	3522	3012	112	SEG17	710	3012	125	SEG30	-1632	3012
100	SEG5	3222	3012	113	SEG18	530	3012	126	SEG31	-1813	3012
101	SEG6	2942	3012	114	SEG19	350	3012	127	SEG32	-1993	3012
102	SEG7	2662	3012	115	SEG20	170	3012	128	SEG33	-2173	3012
103	SEG8	2332	3012	116	SEG21	-11	3012				



The Location of Bonding Pads (HD66731)



## HD66730/HD66731

Pin No.	Function	Coordinate		Pin No.	Function	Coordinate		Pin No.	Function	Coordinate	
		X	Y			X	Y			X	Y
—	Dummy3	-3202	-2984	45	COM51	3474	-1621	92	SEG22	3474	2255
1	OSC2	-2926	-2984	46	COM50	3474	-1541	93	SEG23	3474	2335
2	OSC1	-2722	-2984	47	COM49	3474	-1460	94	SEG24	3474	2416
3	TESTD	-2543	-2984	48	COM48	3474	-1379	95	SEG25	3474	2497
4	RESET*	-2339	-2984	49	COM47	3474	-1298	96	SEG26	3474	2578
5	RW/SID	-2135	-2984	50	COM46	3474	-1218	97	SEG27	3474	2658
6	RS/CS	-1931	-2984	51	COM19	3474	-1137	98	SEG28	3474	2739
7	E/SCLK	-1727	-2984	52	COM18	3474	-1056	—	dummy6	3474	3027
8	IM	-1523	-2984	53	COM17	3474	-975	—	dummy7	3202	3027
9	DB0/SOD	-1306	-2984	54	COM16	3474	-895	—	dummy8	3066	3027
10	DB1	-1090	-2984	55	COM15	3474	-814	—	dummy9	2930	3027
11	DB2	-873	-2984	56	COM14	3474	-733	—	dummy10	2794	3027
12	DB3	-656	-2984	57	COM13	3474	-652	—	dummy11	2658	3027
13	DB4	-439	-2984	58	COM12	3474	-572	—	dummy12	2522	3027
14	DB5	-223	-2984	59	COM11	3474	-491	99	SEG29	2343	2963
15	DB6	-6	-2984	60	COM10	3474	-410	100	SEG30	2262	2963
16	DB7	211	-2984	61	COM9	3474	-329	101	SEG31	2182	2963
17	GND	373	-2971	62	COM8	3474	-249	102	SEG32	2101	2963
18	GND	509	-2971	63	COM7	3474	-168	103	SEG33	2020	2963
19	GND	645	-2971	64	COM6	3474	-87	104	SEG34	1939	2963
20	Vci	781	-2971	65	COM5	3474	-6	105	SEG35	1859	2963
21	Vci	917	-2971	66	COM4	3474	74	106	SEG36	1778	2963
22	Vci	1053	-2971	67	COM3	3474	155	107	SEG37	1697	2963
23	C2	1189	-2971	68	COM2	3474	236	108	SEG38	1616	2963
24	C2	1325	-2971	69	COM1	3474	317	109	SEG39	1536	2963
25	C2	1461	-2971	70	COMS	3474	397	110	SEG40	1455	2963
26	C1	1597	-2971	71	SEG1	3474	559	111	SEG41	1374	2963
27	C1	1733	-2971	72	SEG2	3474	640	112	SEG42	1293	2963
28	C1	1869	-2971	73	SEG3	3474	720	113	SEG43	1213	2963
29	V5OUT2	2005	-2971	74	SEG4	3474	801	114	SEG44	1132	2963
30	V5OUT2	2141	-2971	75	SEG5	3474	882	115	SEG45	1051	2963
31	V5OUT2	2277	-2971	76	SEG6	3474	963	116	SEG46	970	2963
32	V5OUT3	2413	-2971	77	SEG7	3474	1043	117	SEG47	890	2963
33	V5OUT3	2549	-2971	78	SEG8	3474	1124	118	SEG48	809	2963
34	V5	2685	-2971	79	SEG9	3474	1205	119	SEG49	728	2963
35	V5	2821	-2971	80	SEG10	3474	1286	120	SEG50	647	2963
36	V5	2957	-2971	81	SEG11	3474	1366	121	SEG51	567	2963
37	V4	3093	-2971	82	SEG12	3474	1447	122	SEG52	468	2963
38	V4	3229	-2971	83	SEG13	3474	1528	123	SEG53	405	2963
—	dummy4	3474	-2971	84	SEG14	3474	1609	124	SEG54	324	2963
—	dummy5	3474	-2699	85	SEG15	3474	1689	125	SEG55	244	2963
39	V3	3474	-2563	86	SEG16	3474	1770	126	SEG56	163	2963
40	V3	3474	-2427	87	SEG17	3474	1851	127	SEG57	82	2963
41	V2	3474	-2291	88	SEG18	3474	1932	128	SEG58	1	2963
42	V2	3474	-2155	89	SEG19	3474	2012	129	SEG59	-79	2963
43	V1	3474	-2019	90	SEG20	3474	2093	130	SEG60	-160	2963
44	V1	3474	-1883	91	SEG21	3474	2174	131	SEG61	-241	2963

## HD66730/HD66731

Pin No.	Function	Coordinate		Pin No.	Function	Coordinate		Pin No.	Function	Coordinate	
		X	Y			X	Y			X	Y
132	SEG62	-322	2963	158	SEG88	-3474	2728	191	COM21	-3474	-17
133	SEG63	-402	2963	159	SEG89	-3474	2647	192	COM22	-3474	-98
134	SEG64	-483	2963	160	SEG90	-3474	2567	193	COM23	-3474	-179
135	SEG65	-564	2963	161	SEG91	-3474	2486	194	COM24	-3474	-260
136	SEG66	-645	2963	162	SEG92	-3474	2405	195	COM25	-3474	-340
137	SEG67	-725	2963	163	SEG93	-3474	2324	196	COM26	-3474	-421
138	SEG68	-806	2963	164	SEG94	-3474	2244	197	COM27	-3474	-502
139	SEG69	-887	2963	165	SEG95	-3474	2163	198	COM28	-3474	-583
140	SEG70	-968	2963	166	SEG96	-3474	2082	199	COM29	-3474	-663
141	SEG71	-1048	2963	167	SEG97	-3474	2001	200	COM30	-3474	-744
142	SEG72	-1129	2963	168	SEG98	-3474	1921	201	COM31	-3474	-825
143	SEG73	-1210	2963	169	SEG99	-3474	1840	202	COM32	-3474	-906
144	SEG74	-1291	2963	170	SEG100	-3474	1759	203	COM33	-3474	-986
145	SEG75	-1371	2963	171	SEG101	-3474	1678	204	COM34	-3474	-1067
146	SEG76	-1452	2963	172	SEG102	-3474	1598	205	COM35	-3474	-1148
147	SEG77	-1533	2963	173	SEG103	-3474	1517	206	COM36	-3474	-1229
148	SEG78	-1614	2963	174	SEG104	-3474	1436	207	COM37	-3474	-1309
149	SEG79	-1694	2963	175	SEG105	-3474	1355	208	COM38	-3474	-1390
150	SEG80	-1775	2963	176	SEG106	-3474	1275	209	COM39	-3474	-1471
151	SEG81	-1856	2963	177	SEG107	-3474	1194	210	COM40	-3474	-1552
152	SEG82	-1937	2963	178	SEG108	-3474	1113	211	COM41	-3474	-1632
153	SEG83	-2017	2963	179	SEG109	-3474	1032	212	COM42	-3474	-1713
154	SEG84	-2098	2963	180	SEG110	-3474	952	213	COM43	-3474	-1794
155	SEG85	-2179	2963	181	SEG111	-3474	871	214	COM44	-3474	-1875
156	SEG86	-2260	2963	182	SEG112	-3474	79	215	COM45	-3474	-1955
157	SEG87	-2340	2963	183	SEG113	-3474	709	216	COM53	-3474	-2036
—	dummy13	-2522	3027	184	SEG114	-3474	629	217	V <sub>CC</sub>	-3474	-2169
—	dummy14	-2658	3027	185	SEG115	-3474	548	218	V <sub>CC</sub>	-3474	-2305
—	dummy15	-2794	3027	186	SEG116	-3474	467	219	V <sub>CC</sub>	-3474	-2441
—	dummy16	-2930	3027	187	SEG117	-3474	386	220	V <sub>CC</sub>	-3474	-2577
—	dummy17	-3066	3027	188	SEG118	-3474	306	221	V <sub>CC</sub>	-3474	-2713
—	dummy18	-3202	3027	189	SEG119	-3474	225	—	dymmy2	-3474	-2984
—	dummy1	-3474	3027	190	COM20	-3474	63				

## HD66730/HD66731

### Pin Function (HD66730)

**Table 1 Pin Functional Description**

Signal	Number of Pins	I/O	Device Interfaced with	Function
RESET*	1	I	—	Acts as a reset input pin. The LSI is initialized during low level. Refer to Reset Function. Must be reset after power-on.
IM	1	I	—	Selects interface mode with the MPU; Low: Serial mode High: 8-bit bus mode
RS/CS*	1	I	MPU	Selects registers during bus mode: Low: Index register (write); Status register (read) High: Control register (write); RAM data (read/write) Acts as chip-select during serial mode: Low: Select (access enable) High: Not selected (access disable)
R $\bar{W}$ /SID	1	I	MPU	Selects read/write during bus mode; Low: Write High: Read Inputs serial data during serial mode.
E/SCLK	1	I	MPU	Starts data read/write during bus mode; Inputs (Receives) serial clock during serial mode.
DB1 to DB7	7	I/O	MPU	Seven high-order bidirectional tristate data bus pins. Used for data transfer between the MPU and the HD66730. DB7 can be used as a busy flag. Open these pins during serial mode since these signals are not used.
DB0/ SOD	1	I/O /O	MPU	The lowest bidirectional data bit (DB0) during bus mode. Outputs (transmits) serial data during serial mode. Open this pin if reading (transmission) is not performed.
SEG1 to SEG71	71	O	LCD	Display data output signals for the segment extension driver.
COMS	1	O	LCD	Acts as a common output signal for segment display. Used to display icon and marks beside the character display.
COM1 to COM24	24	O	LCD	Acts as common output signals for character display. COM15 to COM24 become non-selective waveforms when the duty ratio is 1/14.
COM25/ COMD	1	O	LCD/ extension driver	Acts as common output signal (COM25) for character display when EXT2 bit is 0. Acts as a common extension pulse signal (COMD) when EXT2 bit is 1. The pin is grounded after RESET input is cleared. When this signal is used as COMD, GND $\geq$ V5 must be maintained.

**Table 1 Pin Functional Description (cont. HD66730)**

<b>Signal</b>	<b>Number of Pins</b>	<b>I/O</b>	<b>Device Interfaced with</b>	<b>Function</b>
CL1	1	O	Extension driver	Outputs the latch pulse of segment extension driver. Can also be used as a shift clock of common extension driver. Enters tristate when both EXT1 and EXT2 are 0.
CL2	1	O	Extension driver	Outputs shift clock of segment extension driver. Can also be used as a common extension driver latch clock. Enters tristate when both EXT1 and EXT2 are 0.
SEGD	1	O	Extension driver	Outputs data of extension driver. Data after the 72nd dot is output. Enters tristate when EXT1 bit is 0.
M	1	O	Extension driver	Acts as an alternating current signal of extension driver. Enters tristate when both EXT1 and EXT2 bits are 0.
V1 to V5	5	—	Power supply	Power supply for LCD drive $V_{CC} - V5 = 15V$ (max)
$V_{CC}/GND$	2	—	Power supply	$V_{CC}$ : +2.4V to +5.5V, GND: 0V
OSC1/ OSC2	2	—	Oscillation resistor/ clock	When crystal oscillation is performed, an external resistor must be connected. When the pin input is an external clock, it must be input to OSC1.
Vci	1	I	—	Inputs voltage to the booster to generate the liquid crystal display drive voltage. Vci is reference voltage and power supply for the booster. $V_{ci} : 1.0V \text{ to } 5.0V \leq V_{CC}$ .
V5OUT2	1	O	V5 pin/ booster capacitor	Voltage input to the Vci pin is boosted twice and output. When the voltage is boosted three times, a capacitor with the same capacitance as that of C1–C2 should be connected here.
V5OUT3	1	O	V5 pin	Voltage input to the Vci pin is boosted three times and output.
C1/C2	2	—	Booster capacitor	External capacitor should be connected here when using the booster.

## HD66730/HD66731

### Pin Function (HD66731)

**Table 2 Pin Functional Description**

Signal	Number of Pins	I/O	Device Interfaced with	Function
RESET*	1	I	—	Acts as a reset input pin. The LSI is initialized during low level. Refer to Reset Function. Must be reset after power-on.
IM	1	I	—	Selects interface mode with the MPU; Low: Serial mode High: 8-bit bus mode
RS/CS*	1	I	MPU	Selects registers during bus mode: Low: Index register (write); Status register (read) High: Control register (write); RAM data (read/write) Acts as chip-select during serial mode: Low: Select (access enable) High: Not selected (access disable)
R $\bar{W}$ /SID	1	I	MPU	Selects read/write during bus mode; Low: Write High: Read Inputs serial data during serial mode.
E/SCLK	1	I	MPU	Starts data read/write during bus mode; Inputs (Receives) serial clock during serial mode.
DB1 to DB7	7	I/O	MPU	Seven high-order bidirectional tristate data bus pins. Used for data transfer between the MPU and the HD66731. DB7 can be used as a busy flag. Open these pins during serial mode since these signals are not used.
DB0/ SOD	1	I/O /O	MPU	The lowest bidirectional data bit (DB0) during bus mode. Outputs (transmits) serial data during serial mode. Open this pin if reading (transmission) is not performed.
SEG1 to SEG119	119	O	LCD	Display data output signals for the segment extension driver.
COMS	1	O	LCD	Acts as a common output signal for segment display. Used to display icon and marks beside the character display.
COM1 to COM51	51	O	LCD	Acts as common output signals for character display. COM14 acts as same as COMS when 1/14 duty. COM27 acts as same as COMS when 1/27 duty. COM40 acts as same as COMS when 1/40 duty. Unused common pins output non-selective waveforms.
COM53	1	O	LCD	Acts as common output signal for segment display when 1/53 duty. The waveform is same as coms. This COM53 outputs non-selective waveform when another duty.

**Table 2 Pin Functional Description (cont. HD66731)**

<b>Signal</b>	<b>Number of Pins</b>	<b>I/O</b>	<b>Device Interfaced with</b>	<b>Function</b>
V1 to V5	5	—	Power supply	Power supply for LCD drive $V_{CC} - V5 = 15V$ (max)
$V_{CC}$ /GND	2	—	Power supply	$V_{CC}$ : +2.4V to +5.5V, GND: 0V
OSC1/ OSC2	2	—	Oscillation resistor/ clock	When crystal oscillation is performed, an external resistor must be connected. When the pin input is an external clock, it must be input to OSC1.
Vci	1	I	—	Inputs voltage to the booster to generate the liquid crystal display drive voltage. Vci is reference voltage and power supply for the booster. Vci: $1.0V$ to $5.0V \leq V_{CC}$ .
V5OUT2	1	O	V5 pin/ booster capacitor	Voltage input to the Vci pin is boosted twice and output. When the voltage is boosted three times, a capacitor with the same capacitance as that of C1–C2 should be connected here.
V5OUT3	1	O	V5 pin	Voltage input to the Vci pin is boosted three times and output.
C1/C2	2	—	Booster capacitor	External capacitor should be connected here when using the booster.
TESTD	1	O	—	Test pin. Must be left disconnected.
Dummy1 to Dummy18	18	—	—	Dummy pads. These pads are electrically floating level.

---

## HD66730/HD66731

---

### Function Description

#### System Interface

The HD66730/1 has two system interfaces: a synchronized serial one and an 8-bit bus. Both are selected by the IM pin.

The HD66730/1 has five types of 8-bit registers: an index register (IDR), status register (STR), various control registers, RAM address register (RAR), and RAM data register (RDR).

The index register (IDR) selects control registers, the RAM address register (RAR) or the RAM data register (RDR) for performing data transfer.

The status register (STR) indicates the internal state of the system. Various control registers store display control data here.

The RAM address register (RAR) stores the address data of display data RAM (DDRAM), character generator RAM (CGRAM), and segment RAM (SEGRAM).

The RAM data register (RDR) temporarily stores data to be written into DDRAM, CGRAM, or SEGRAM. Data written into the RDR from the MPU is automatically written into DDRAM, CGRAM, or SEGRAM by internal operations. The RDR is also used for data storage when reading data from DDRAM, CGRAM, or SEGRAM. Here, when address information is written into the RAR, data is read and then stored into the RDR from DDRAM, CGRAM, or SEGRAM by internal operations.

Data transfer between the MPU is then completed when the MPU reads the RDR. After this read, data in DDRAM, CGRAM, or SEGRAM stored at the next address is sent to the RDR at the next data read from the MPU.

These registers can be selected by the register select signal (RS) and the read/write signal (R/W) in the 8-bit bus interface, and by the RS bit and R/W bit of start-byte data in the synchronized serial interface.

#### Busy Flag

When the busy flag is 1, the HD66730/1 is in internal operation mode, and only the status register (STR) can be accessed. The busy flag (BF) is output from bit 7 (DB7). Access of other registers can be performed only after confirming that the busy flag is 0.

#### RAM Address Counter (RAR)

The RAM address counter (RAR) provides addresses for accessing DDRAM, CGRAM, or SEGRAM. When an initial address value is written into the RAM counter (RAR), the RAR is automatically incremented or decremented by 1. Note that a control register specifies which RAM (DDRAM, CGRAM, SEGRAM) to select.



**Table 3 Register Selection**

<b>RS</b>	<b>R/W</b>	<b>Operation</b>
0	0	IDR write
0	1	STR read
1	0	Control register write, RAM address register (RAR) write, and RAM data register (RDR) write
1	1	RAM data register (RDR) read

---

## HD66730/HD66731

---

### Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores character codes and display attribute codes for displaying data.

A full-size font is displayed using two bytes, and a half-size font is displayed using one byte. Since the RAM capacity is 80 bytes, 40 full-size characters or 80 half-size characters can be stored.

DDRAM displays only that data stored within the range corresponding to the number of display columns. Data stored outside the range is ignored. Refer to Combined Display of Full-Size and Half-Size characters for details on character codes stored in DDRAM. The relationship between DDRAM addresses and LCD display position depends on the number of display lines (1 line/2 lines/4 lines).

Execution of the display-clear instruction writes H'A0 corresponding to the half-size character for "space" throughout DDRAM.

Note: The HD66730/1 performs display by reading character codes from the DDRAM according to the number of display columns set by the control register. In particular, reading from the DDRAM begins at the position corresponding to the rightmost character as set by the maximum number of display columns. This means that one byte of a two-byte full-size character code should not be set in a position exceeding the maximum number of display columns. For example, do not write a full-size code (2 bytes) in the 12th and 13th byte when the display is set for six characters.

- 1-line display (NL1/0 = 00)

80 bytes of consecutive addresses from H'00 to H'4F are allocated for DDRAM addresses. When there are fewer than 40 display characters (at full size), only the number of display characters specified by NC1/0 are displayed starting from H'00 in the DDRAM. For example, 12 bytes of addresses from H'00 to H'0B are used when a 6-character display (NC1/0 = 00) is performed using one HD66730; addresses from H'0C on are ignored. In this case, do not write a full-size code into bytes H'0B and H'0C because a half-size character may be displayed. See Figure 1 for a 1-line display.

- 2-line display (NL1/0 = 01)

The first line in the DDRAM address is displayed for the 40 bytes of addresses from H'00 to H'27, and the second line is displayed for the 40 bytes of addresses from H'40 to H'67. When there are fewer than 20 display characters (at full size), only the number of display characters specified by NC1/0 will be displayed starting from the leftmost address of the DDRAM. For example, 24 bytes of addresses from H'00 to H'0B and H'40 to H'4B are used when a 6-character display (NC1/0 = 00) is performed using one HD66730. Addresses from H'0C and H'4C on are ignored. See Figure 2 for a 2-line display.

- 4-line display (NL1/0 = 11)

The first line in the DDRAM address is displayed from H'00 to H'13, the second line from H'20 to H'33, the third line from H'40 to H'53, and the fourth line from H'60 to H'73. For a 6-character display (NC1/0 = 00) (at full-size), only 12 bytes from the leftmost address of DDRAM are displayed. See Figure 3 for a 4-line display.




Figure 1 1-Line Display (NL1/0 = 00)




Figure 2 2-Line Display (NL1/0 = 01)




Figure 3 4-Line Display (NL1/0 = 11)

---

## **HD66730/HD66731**

---

### **Character Generator ROM for a Full-Size Font (FCGROM)**

The character generator ROM for a full-size font (FCGROM) generates 3,840  $11 \times 12$  dot full-size character patterns from a 12-bit character code. This includes 2,965 kanji according to the JIS Level-1 Kanji Set and 524 JIS non-kanji. Table 4 shows the relationship between character codes set in DDRAM and full-size font patterns. Refer to Combined Display of Full-Size and Half-Size Characters for the relationship between JIS codes and the character codes to be set in the DDRAM.

### **Character Generator ROM for a Half-Size Font (HCGROM)**

The character generator ROM for a half-size font (HCGROM) generates 128  $6 \times 12$  dot character patterns from 7-bit character codes. A half-size font (alphanumeric characters and symbols) can be displayed together with a full-size font. Refer to Combined Display of Full-Size and Half-Size Characters for details.

### **Character Generator RAM (CGRAM)**

The character generator RAM (CGRAM) allows the user to display arbitrary full-size font patterns. It can display 8  $12 \times 13$  dot fonts.

This RAM can also display double-size characters and figures by combining multiple CGRAM fonts. Specify character codes from H'000 to H'007 in a full size of character code when displaying font patterns stored in the CGRAM.

### **Segment RAM (SEGRAM)**

The segment RAM (SEGRAM) is used to control icons and marks in segment units by the user program. Bits in SEGRAM corresponding to segments to be displayed are directly set by the MPU, regardless of the contents of DDRAM and CGRAM. The SEGRAM is read and displayed when the COMS output pin is selected.

Up to 71 icons can be displayed using a single HD66730. Up to 96 icons can be displayed by expanding the drivers on the segment side. SEGRAM data is stored in eight bits. The lower six bits control the display of each segment, and the upper two bits control segment blinking.

HD66731 can display 96 icons without the expanding driver.

### **Timing Generator**

The timing generator generates timing signals for the operation of internal circuits such as DDRAM, FCGROM, HCGROM, CGRAM, and SEGRAM. RAM read timing for display and internal operation timing for MPU access are generated separately to avoid interference. This prevents undesirable interferences, such as flickering, in areas other than the display area when writing data to DDRAM, for example.

The timing generator of HD66730 generates interface control signals CL1, CL2, M, and COMD-output of extension drivers for a extension configuration.

### **Display Attribute Controller**

The display attribute controller displays white/black inverse, blinking, and white/black inverse blinking for a full size font in FCGROM according to the attribute code set in the DDRAM. Refer to Display Attribute Designation for details.

Fonts in CGRAM and bit patterns in SEGRAM control display attributes using the upper two bits (bits 7 and 6) in each display-pattern data.

### **Cursor Control Circuit**

The cursor control circuit is used to produce a cursor on a displayed character corresponding to the DDRAM address set in the RAM address counter (RAR). Cursors can be chosen from three types: 12th raster-row cursor that is displayed only on the 12th raster-row of each font; blink cursor that periodically displays the whole font in black and white and black inverted cursor that periodically displays the font in white and black (see Figure 9). Note that when the RAM address counter (RAR) is selecting CGRAM or SEGRAM, a cursor would be generated at that address, however, it does not have any meaning.

Note: One display line consists of 13 raster-rows.

### **Smooth Scroll Control Circuit**

The smooth scroll control circuit is used to perform a smooth-scroll in units of dots.

When the number of characters to be displayed is greater than that possible at one time in the liquid crystal module, this horizontal smooth scroll can be used to display characters in an easy-to-read manner for each line. Refer to Horizontal Smooth Scroll for details for each line.

---

## **HD66730/HD66731**

---

### **Liquid Crystal Display Driver Circuit**

The liquid crystal display driver circuit of HD66730 consists of 26 common signal drivers and 71 segment signal drivers. HD66731 has 54 common signal drivers and 119 segment signal drivers. When the liquid crystal driver duty ratio is set by a program, the necessary common signal drivers output drive waveforms and the remaining common drivers output non-selected waveforms. In addition, drivers can be expanded on the common and segment sides through register settings.

Display pattern data is sent serially through a shift register and latched when all needed data has arrived. The latched data then enables the LCD driver to generate drive waveform outputs. This serial data is sent from the display pattern that corresponds to the last address of the DDRAM and is latched when the character pattern of the display data corresponding to the first address enters the internal shift register.

### **Booster**

The booster outputs a voltage that is two or three times higher than the reference voltage input from pin Vci. Since the LCD voltage can be generated from the LSI operation power supply, this circuit can operate with a single power supply. Refer to Power Supply for Liquid Crystal Display Drive for details.

### **Oscillator**

The HD66730/1 performs R-C oscillation by adding a single external oscillation resistor. The oscillation frequency corresponding to display size and frame frequency can be adjusted by changing the oscillation resistor. Refer to Oscillator for details.

Table 4 Relationship between Full-Size Character Code and Kanji

Upper / Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0 2	持	垂	唾	娃	阿	哀	愛	挨	始	逢	葵	茜	穉	患	握	渥
0 3	旭	葦	声	鯨	梓	庄	幹	拔	宛	姐	虵	飴	絢	綾	鮎	或
0 4	粟	裕	安	庵	按	暗	案	闇	鞍	杏	以	伊	位	依	偉	困
0 5	夷	委	威	尉	惟	意	慰	易	椅	為	畏	異	移	維	緯	胃
0 6	萎	衣	謂	違	遣	医	井	亥	域	育	郁	磯	一	壹	溢	逸
0 7	稻	茨	芋	錫	允	印	咽	員	囚	姻	引	飲	淫	胤	蔭	𪛗
0 A	昂	院	陰	隱	韻	吋	右	宇	烏	羽	迂	雨	卯	鸚	窺	丑
0 B	確	白	渦	嘘	唄	薺	蔚	鱧	姥	厖	浦	瓜	閏	嘩	云	運
0 C	雲	荏	餌	叡	營	嬰	影	映	曳	榮	永	泳	洩	瑛	盈	穎
0 D	穎	英	衛	詠	銳	液	疫	益	馱	悅	謁	越	閱	榎	厭	円
0 E	園	堰	奄	宴	延	怨	掩	援	沿	演	炎	焰	煙	燕	猿	縁
0 F	艷	苑	菌	遠	鉛	鴛	塩	於	汚	甥	凹	央	奧	往	応	𪛗
1 2	莓	押	旺	橫	歐	毆	王	翁	襖	鶯	鷗	黃	岡	沖	萩	億
1 3	屋	憶	臆	桶	壯	乙	俺	卸	恩	温	穩	音	下	化	仮	何
1 4	伽	伽	佳	加	可	嘉	夏	嫁	家	寡	科	暇	果	架	歌	河
1 5	火	珂	禍	禾	稼	箇	花	苛	茄	荷	華	菓	蝦	課	嘩	貨
1 6	迦	過	霞	蚊	俄	峨	我	牙	画	臥	芽	蛾	賀	雅	餓	駕
1 7	介	会	解	回	塊	壞	廻	快	怪	悔	恢	懷	戒	拐	改	𪛗
1 A	洩	魁	晦	械	海	灰	界	皆	繪	芥	蟹	開	階	拐	凱	効
1 B	外	咳	害	崖	慨	概	涯	碍	蓋	街	該	骸	貝	隕	凱	蛙
1 C	垣	柿	蛎	鈎	劃	嚇	各	廊	披	攪	格	核	骸	獲	確	穫
1 D	覺	角	赫	較	郭	闊	隔	革	学	岳	樂	額	額	掛	笠	橙
1 E	糧	棍	鯀	渴	割	喝	恰	括	活	渴	滑	葛	褐	轄	且	鯨
1 F	叶	栳	樺	靴	株	兜	竈	蒲	釜	鎌	噴	鴨	栢	茅	萱	𪛗
2 2	澤	粥	刈	苴	瓦	乾	侃	冠	寒	刊	勘	勸	卷	喚	堪	姦
2 3	完	官	寬	干	幹	患	感	慣	憾	換	敢	柑	垣	棺	款	歡
2 4	汗	漢	澗	灌	環	甘	監	看	竿	管	簡	緩	缶	翰	肝	艦
2 5	莞	觀	諫	貫	還	鑑	間	閑	閑	陷	韓	館	館	丸	含	岸
2 6	巖	玩	癌	眼	岩	甌	贖	雁	頑	頑	願	企	伎	危	喜	器
2 7	基	奇	嬉	寄	岐	希	幾	忌	揮	机	旗	既	期	棋	棄	𪛗
2 A	萌	機	婦	毅	氣	汽	畿	折	季	稀	紀	微	規	記	貴	起
2 B	軌	輝	飢	騎	鬼	龜	偽	儀	妓	宜	戲	技	擬	欺	儀	疑
2 C	祇	義	蟻	誼	議	拘	菊	鞠	吉	吃	喫	桔	橘	詰	砧	杵
2 D	德	求	汲	泣	虐	逆	丘	究	久	仇	休	吸	宮	弓	急	救
2 E	朽	求	汲	泣	虐	逆	丘	究	久	仇	休	吸	宮	弓	急	居
2 F	巨	拒	扼	拳	渠	虛	許	距	鋸	漁	禦	給	魚	亨	京	𪛗
3 2	萊	供	俠	僑	兇	競	共	凶	協	匡	脚	叫	喬	境	峽	強
3 3	彊	怯	恐	恭	扶	教	橋	況	狂	狹	矯	胸	脅	興	喬	鄉
3 4	鏡	響	響	驚	仰	凝	堯	曉	業	局	曲	極	玉	桐	杆	僅
3 5	勤	均	巾	錦	斤	欣	欽	琴	禁	禽	筋	緊	芹	菌	衿	襟
3 6	謹	近	金	吟	銀	九	俱	句	區	狗	玖	矩	苦	軀	驅	駢
3 7	駒	具	愚	虞	喰	空	偶	寓	遇	隅	申	櫛	屑	屈	𪛗	君
3 A	莉	掘	窟	杏	靴	響	窟	熊	限	糸	栗	繰	桑	歛	勲	君
3 B	薰	訓	群	軍	郡	卦	袞	邗	係	傾	刑	兄	啓	圭	珪	型
3 C	契	形	徑	惠	慶	慧	憩	揭	携	敬	景	桂	溪	蛙	稽	系
3 D	徑	繼	繫	界	莖	荊	螢	計	詣	警	輕	頸	鷄	去	迎	鯨
3 E	劇	戟	擊	激	隙	桁	傑	欠	決	潔	穴	結	血	訣	月	件
3 F	俟	倦	健	兼	券	劍	喧	圈	堅	嫌	建	憲	懸	拳	捲	𪛗

Table 4 Relationship between Full-Size Character Code and Kanji (cont)

Upper / Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
4 2	計	檢	權	牽	犬	獻	研	硯	絹	鼎	肩	見	謙	賢	軒	遣
4 3	鍵	險	頸	駢	餒	元	原	嚴	幻	弦	減	源	玄	現	絞	舛
4 4	言	諺	限	乎	個	古	呼	固	姑	孤	己	庫	弧	戶	故	枯
4 5	湖	狐	糊	袴	胡	葫	虎	誇	跨	鈷	雇	顧	語	鼓	五	互
4 6	伍	午	吳	吾	娛	御	悟	梧	橋	瑚	雇	碁	誤	誤	護	副
4 7	乞	鯉	交	倭	侯	候	倖	光	公	功	効	勾	厚	口	向	尙
4 A	鷗	后	喉	坑	垢	好	孔	孝	宏	工	巧	巷	幸	広	庚	康
4 B	弘	恒	慌	抗	拘	控	攻	昂	晃	更	杭	校	梗	構	江	洪
4 C	浩	港	溝	甲	皇	硬	稿	糠	紅	紘	絞	綱	耕	考	肯	肱
4 D	腔	膏	航	荒	行	衡	講	貢	購	郊	醇	鉉	礪	銅	閣	降
4 E	項	香	高	鴻	剛	劫	号	合	壕	拷	濠	豪	轟	趨	克	刻
4 F	告	国	穀	酷	鵠	黑	獄	漉	腰	甌	忽	惚	骨	狛	込	痕
5 2	餃	此	頃	今	困	坤	墾	婚	恨	懇	昏	昆	根	根	混	痕
5 3	紺	良	魂	些	佐	叉	唆	嗟	左	差	查	沙	瑳	砂	詐	鎖
5 4	裘	坐	座	挫	債	催	再	最	哉	塞	妻	宰	彩	才	採	裁
5 5	歲	濟	災	采	犀	碎	碧	祭	齋	細	菜	裁	載	際	劑	在
5 6	材	罪	財	牙	坂	阪	堺	紳	肴	咲	崎	埼	碯	鷺	作	削
5 7	詐	搾	昨	朔	柵	窄	策	索	錯	核	鮭	笹	匙	冊	刷	晒
5 A	傘	察	拶	撮	擦	札	殺	薩	雜	阜	鯖	捌	鏑	蛟	皿	晒
5 B	三	傘	參	山	慘	撒	散	棧	燦	珊	產	算	纂	蚤	贖	贊
5 C	酸	餐	斬	暫	殘	仕	仔	伺	使	刺	司	史	嗣	四	士	始
5 D	姉	姿	子	屍	市	師	志	思	指	支	孜	斯	施	旨	枝	止
5 E	死	氏	獅	祉	私	糸	紙	紫	脂	至	視	詞	詩	詩	試	誌
5 F	諮	資	賜	雌	飼	齒	事	似	侍	兒	字	寺	慈	持	時	誌
6 2	鹿	次	滋	治	爾	聖	痔	磁	示	而	耳	自	薛	辭	汐	鹿
6 3	式	識	鳴	竺	軸	穴	雫	七	叱	而	失	嫉	室	悉	湿	漆
6 4	疾	質	実	蔀	篠	偲	柴	芝	屢	藥	失	縞	舍	写	射	捨
6 5	斜	煮	社	紗	者	謝	車	遮	蛇	邪	借	勺	尺	杓	灼	爵
6 6	酌	积	錫	若	寂	弱	惹	主	取	守	手	朱	殊	杓	灼	爵
6 7	腫	趣	酒	首	儒	受	呪	寿	授	樹	綬	需	囚	収	周	冤
6 A	為	宗	就	州	修	愁	拾	洲	秀	秋	終	繡	習	臭	舟	冤
6 B	衆	襲	讐	蹴	輯	週	酋	酬	集	醜	什	住	充	十	從	戎
6 C	柔	汁	洪	獸	縱	重	銃	叔	夙	宿	淑	祝	縮	肅	塾	熟
6 D	出	術	述	俊	峻	春	瞬	竣	舜	駿	准	循	旬	楯	殉	淳
6 E	準	潤	盾	純	巡	遵	醇	順	処	初	所	暑	曙	渚	庶	緒
6 F	署	書	薯	諧	諸	助	叙	女	序	徐	恕	鋤	除	傷	償	誼
7 2	尚	勝	匠	升	召	哨	商	唱	嘗	獎	妾	娟	宵	將	小	少
7 3	尚	庄	床	廠	彰	承	抄	招	嘗	捷	昇	昌	昭	晶	松	梢
7 4	樟	樵	沼	消	涉	湘	燒	焦	照	症	省	硝	確	祥	称	章
7 5	笑	粧	紹	肖	莒	蔣	蕉	衝	裳	訟	証	詔	詳	象	賞	醬
7 6	鉦	鐘	鐘	障	鞞	上	丈	丞	乘	冗	刺	城	場	壤	嬢	常
7 7	情	擾	条	杖	淨	狀	疊	穰	蒸	讓	釀	錠	囑	墮	飾	侵
7 A	唇	拭	植	殖	燭	織	職	色	舄	食	蝕	辱	尻	伸	信	侵
7 B	唇	娠	寢	審	心	慎	振	新	晋	森	榛	浸	深	申	疹	真
7 C	神	秦	紳	臣	芯	薪	親	診	身	辛	進	針	震	人	仁	刃
7 D	塵	壬	尋	甚	尽	腎	訊	迅	陣	韌	筍	詎	須	冏	冏	厨
7 E	逗	吹	垂	帥	推	水	炊	睡	粹	翠	衰	遂	醉	錘	錘	隨
7 F	瑞	髓	崇	嵩	數	樞	趨	雛	据	杉	梏	菅	頗	雀	裾	裾



Table 4 Relationship between Full-Size Character Code and Kanji (cont)

Upper / Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
8 2	澄	摺	寸	世	瀨	畝	是	淒	制	勢	姓	征	性	成	政	
8 3	整	星	晴	棲	栖	正	清	性	生	盛	精	聖	聲	製	西	誠
8 4	誓	請	逝	醒	青	靜	齊	稅	脆	隻	席	惜	戚	斥	昔	析
8 5	石	積	籍	績	脊	責	赤	跡	蹟	碩	切	拙	接	撰	折	設
8 6	扇	節	說	雪	絕	舌	蟬	仙	先	千	占	宣	專	尖	川	戰
8 7	扇	撰	栓	梅	泉	淺	洗	染	潛	煎	扇	旋	穿	箭	線	戰
8 A	口	緘	羨	腺	舛	船	薦	詮	賤	煎	選	遷	錢	閃	鮮	
8 B	前	善	漸	然	全	禪	繕	膳	纏	贈	塑	蛆	措	會	曾	楚
8 C	狙	疏	疎	礎	祖	粗	素	組	蘇	訴	阻	遯	鼠	僧	創	
8 D	双	叢	倉	衰	壯	奏	爽	宋	層	匠	惣	想	搜	掃	搔	
8 E	操	早	曹	巢	槍	槽	漕	燥	争	瘦	相	窓	糟	綜	聰	
8 F	草	莊	葬	蒼	藻	裝	走	送	遭	鎗	霜	駭	像	增	憎	
9 2	仁	臟	藏	贈	造	促	側	則	即	息	捉	束	測	足	速	俗
9 3	属	賊	族	統	卒	袖	其	揃	存	孫	尊	損	村	遜	他	多
9 4	太	汰	訖	唾	墮	妥	情	打	柁	舵	構	陀	馱	驛	体	堆
9 5	对	耐	岱	帶	待	怠	態	戴	替	泰	滯	胎	腿	苔	袋	貸
9 6	退	逮	隊	黛	鯛	代	台	大	第	醜	題	鷹	滝	瀧	卓	啄
9 7	宅	托	挾	拓	沢	濯	琢	託	鐸	濁	諾	茸	風	蛸	只	
9 A	叩	但	達	辰	奪	脫	巽	堅	迥	棚	谷	狸	鱈	樽	誰	
9 B	丹	单	嘆	坦	担	探	旦	歎	淡	湛	炭	短	端	筆	統	耽
9 C	胆	蛋	誕	鍛	团	壇	彈	斷	暖	檀	段	男	談	值	知	地
9 D	弛	恥	智	池	痴	稚	置	致	蜘	遲	馳	築	畜	竹	筑	蓄
9 E	逐	秩	窒	茶	嫡	着	仲	忠	宙	忠	抽	昼	注	虫	衷	
9 F	註	耐	鑄	駐	樗	瀦	猪	苧	著	貯	丁	兆	涸	寵	寵	
A 2	帖	帳	庁	弔	張	彫	徵	懲	挑	暢	朝	潮	牒	町	眺	
A 3	聽	脹	腸	蝶	調	諜	超	跳	銚	長	頂	鳥	勅	抄	直	朕
A 4	沈	珍	賃	鎮	陳	津	墜	椎	槌	追	鎚	痛	通	塚	拇	摺
A 5	槻	佃	漬	柘	辻	薦	綴	鏑	椿	潰	坪	壺	嬌	袖	爪	吊
A 6	釣	鶴	亭	低	停	偵	剃	貞	呈	堤	定	帝	底	庭	廷	弟
A 7	佛	抵	挺	提	梯	汀	碇	禎	程	締	艇	訂	諦	蹄	通	
AA	邸	鄭	釘	鼎	泥	摛	擢	敵	滴	的	笛	適	鐫	溺	哲	
AB	徹	撤	轍	迭	鉄	典	填	天	展	店	添	纏	甜	貼	軫	顛
AC	点	伝	殿	澁	田	電	兎	吐	堵	塗	妬	屠	徒	斗	杜	渡
AD	登	菟	賭	途	都	鍍	砥	砺	努	度	土	奴	怒	倒	党	冬
AE	凍	刀	唐	塔	塘	套	宕	烏	嶋	悼	投	搭	東	桃	棹	棟
AF	盜	淘	湯	涛	灯	燈	当	痘	袴	等	答	筒	糖	統	到	
B 2	董	蕩	藤	討	騰	撞	洞	瞳	逃	透	鎧	陶	頭	騰	闕	働
B 3	動	同	堂	導	憧	撞	洞	瞳	童	洞	苟	道	銅	峠	錫	匿
B 4	得	德	沆	特	督	禿	篤	毒	獨	讀	析	橡	凸	突	楸	屈
B 5	鳶	苦	寅	酉	諱	頓	屯	惇	敦	沌	豚	遁	頓	吞	曇	鈍
B 6	奈	那	内	乍	凧	雍	謎	灘	捺	鍋	楮	馴	繩	曝	南	楠
B 7	軟	難	汝	二	尼	弍	迹	匂	賑	肉	虹	廿	日	乳	入	
BA	如	尿	菲	任	妊	忍	認	濡	襴	祢	寧	葱	猫	熟	年	
BB	念	捻	撚	燃	粘	乃	迺	之	楚	囊	惱	濃	納	能	腦	膿
BC	農	靦	蚤	巴	把	播	霸	杷	波	派	琶	破	婆	罵	芭	馬
BD	俳	癡	痒	排	敗	杯	盃	牌	背	肺	輩	配	倍	培	媒	梅
BE	煤	煤	狽	買	壳	賠	陪	這	蠅	秤	矧	萩	伯	剥	博	拍
BF	柏	泊	白	箔	舶	薄	迫	曝	爆	爆	縛	縛	駁	駁	麥	

Table 4 Relationship between Full-Size Character Code and Kanji (cont)

Upper / Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C 2	𠄎	函	箱	裕	箸	肇	筭	櫨	幡	肌	畑	阜	八	鉢	澆	癸
C 3	醜	髮	伐	罰	拔	筏	閼	鳩	嘶	塙	蛤	隼	伴	判	半	反
C 4	叛	帆	搬	斑	板	汜	汎	版	犯	斑	畔	繁	般	藩	販	範
C 5	忝	煩	頒	飯	挽	晚	番	盤	磐	蕃	蚤	匪	卑	否	妃	庇
C 6	彼	悲	扉	批	披	斐	比	泌	疲	皮	碑	秘	緋	罷	肥	被
C 7	誹	費	避	非	飛	樋	簸	備	尾	微	枇	毘	毳	眉	美	𠄎
CA	𠄎	鼻	柎	稗	匹	疋	髭	彥	膝	菱	肘	弼	必	畢	筆	逼
CB	桧	姬	媛	紐	百	謬	儀	彪	標	氷	漂	瓢	票	表	評	豹
CC	廟	描	病	秒	苗	錯	銜	蒜	蛭	鱸	品	彬	斌	浜	瀕	貧
CD	賓	類	敏	瓶	不	付	埠	婦	富	富	賦	布	府	怖	扶	敷
CE	斧	普	浮	父	符	腐	膚	芙	譜	負	賦	赴	阜	附	侮	撫
CF	武	舞	葡	蕪	部	封	楓	風	葺	蕨	伏	副	復	幅	服	𠄎
D 2	𠄎	福	腹	複	覆	淵	弗	弘	沸	仏	物	鮒	分	吻	噴	墳
D 3	憤	扮	焚	奮	粉	糞	紛	雰	文	聞	丙	併	兵	摒	幣	平
D 4	弊	柄	並	蔽	閉	陛	米	頁	僻	壁	癖	碧	別	警	蔑	窺
D 5	偏	變	片	篇	編	辺	返	遍	便	勉	婉	弁	鞭	保	鋪	鋪
D 6	圃	捕	步	甫	補	輔	穗	募	墓	慕	戊	暮	母	簿	菩	倣
D 7	俸	包	呆	報	奉	宝	峰	峯	崩	庖	抱	捧	放	方	朋	𠄎
DA	𠄎	法	泡	烹	砲	繒	胞	芳	萌	蓬	蜂	褒	訪	方	邦	鋒
DB	飽	鳳	鵬	乏	亡	傍	剖	坊	妨	帽	忘	忙	房	暴	望	某
DC	棒	冒	紡	肪	膨	謀	貌	貿	鉞	防	吠	頰	北	僕	卜	墨
DD	撲	朴	牧	睦	穆	釦	勃	沒	殆	堀	幌	奔	本	翻	凡	盆
DE	摩	磨	魔	麻	埋	妹	昧	枚	每	哩	模	幕	膜	枕	凡	証
DF	鱒	裨	亦	俣	又	抹	末	枚	迄	俚	繭	曆	萬	慢	滿	𠄎
E 2	𠄎	漫	蔓	味	未	魅	巳	箕	岬	密	湊	養	穉	脈	妙	𠄎
E 3	耗	民	眠	務	夢	無	牟	霧	鸚	鸚	緬	娘	冥	名	命	𠄎
E 4	明	盟	迷	銘	鳴	姪	牝	滅	免	棉	綿	緬	面	麵	摸	模
E 5	茂	妄	孟	毛	猛	盲	網	耗	蒙	儲	木	默	目	忝	勿	餅
E 6	尤	戾	初	貫	問	悶	紋	門	匆	也	冶	夜	爺	耶	野	彌
E 7	矢	厄	役	約	葉	訊	躍	靖	柳	菽	鍾	愉	愈	油	癒	𠄎
EA	𠄎	論	輸	唯	佑	優	勇	友	宥	幽	悠	憂	揖	有	袖	湧
EB	涌	猶	猷	由	祐	裕	誘	遊	邑	郵	悠	融	夕	予	余	与
EC	譽	輿	預	傭	幼	妖	容	庸	揚	搖	擁	曜	楊	樣	洋	溶
ED	熔	用	窯	羊	耀	葉	蓉	要	謠	踊	遙	陽	養	慾	抑	欲
EE	沃	浴	翌	翼	淀	羅	螺	裸	來	萊	賴	雷	洛	絡	落	酪
EF	乱	卵	嵐	欄	濫	藍	蘭	覽	利	吏	履	李	梨	理	璃	𠄎
F 2	𠄎	痢	裏	裡	里	離	陸	律	率	立	律	掠	略	劉	溜	溜
F 3	琉	留	疏	粒	隆	竜	龍	侶	慮	旅	虜	了	亮	僚	兩	凌
F 4	寮	料	梁	涼	胤	療	瞭	稜	糧	良	諒	遼	量	陵	領	力
F 5	綠	倫	厘	林	淋	淋	琳	臨	輪	隣	鱗	麟	瑠	淚	累	麗
F 6	類	令	伶	列	冷	勵	嶺	伶	禮	禮	鈴	練	隸	零	靈	𠄎
F 7	齡	曆	歷	列	劣	烈	嶺	廉	戀	憐	漣	煉	隸	聯	𠄎	𠄎
FA	𠄎	蓮	連	鍊	呂	魯	櫓	爐	路	露	勞	六	婁	練	弄	朗
FB	樓	榔	浪	漏	牢	狼	籠	老	聾	蠟	郎	六	麓	碌	肋	錄
FC	論	倭	和	話	歪	賄	脇	惑	粹	鶯	互	巨	鯨	詔	藁	蕨
FD	梳	灣	碗	腕	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎	𠄎
FE	I	II	III	IV	V	VI	VII	VIII	IX	X	XI	XII	♠	♣	♥	♦
FF	1	11	111	1111	11111	111111	1111111	11111111	111111111	1111111111	11111111111	111111111111	1111111111111	11111111111111	111111111111111	1111111111111111

Table 5 Relationship between Full-Size Character Code and Non-Kanji

Upper / Lower	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
4 8			、	。	、	・	・	：	：	？	！	°	°	、	、	”
4 9	^	—	—	、	、	、	、	、	全	々	×	○	—	—	、	/
8 8	\	~			...	..	、	、	“	”	(	)	[	]	[	]
8 9			<	>	<	>	「	」	「	」	【	】	+	-	±	×
C 8	÷	=	≠	<	>	≤	≥	∞	∴	♂	♀	°	°	”	℃	¥
C 9	\$	¢	£	%	#	&	*	@	§	☆	★	○	●	◎	◇	
5 0	Ⓜ	◆	□	■	△	▲	▽	▼	※	〒	→	←	↑	↓	=	≠
5 1	↗	↖	↙	↘	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	ε	ε	ε	ε	ε	ε
9 0	U	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩
9 1	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪	∩	∪
D 0	∇	≡	≡	<	>	√	∞	∞	∴	f	ff	≠	≠	≠	≠	∞
D 1	♯	♯	À	%	#	b	♪	†	‡	¶	♠	♠	♠	♠	♠	♠
5 8	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
5 9	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
9 8	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	
9 9	P	Q	R	S	T	U	V	W	X	Y	Z	←	←	←	←	←
D 8	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	
D 9	p	q	r	s	t	u	v	w	x	y	z	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
6 0	あ	あ	い	い	う	う	え	え	お	お	か	が	き	ぎ	く	
6 1	ぐ	け	げ	こ	ご	さ	ざ	し	じ	す	ず	せ	ぜ	そ	ぞ	た
A 0	だ	ち	ぢ	っ	つ	づ	て	で	と	べ	な	に	ぬ	ね	の	は
A 1	ば	び	ひ	び	ふ	ぶ	ぶ	へ	べ	べ	り	ほ	ぼ	ぼ	ま	み
E 0	む	め	も	や	ゆ	ゆ	よ	よ	べ	り	る	れ	ろ	わ	わ	
E 1	ゐ	ゑ	を	ん	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
6 8	ア	ア	イ	イ	ウ	ウ	エ	エ	オ	オ	カ	ガ	キ	ギ	ク	
6 9	グ	ケ	ゲ	コ	ゴ	サ	ザ	シ	ジ	ス	ズ	セ	ゼ	ソ	ゾ	タ
A 8	ダ	チ	ヂ	ッ	ツ	ヅ	テ	デ	ト	ド	ナ	ニ	ヌ	ネ	ノ	ハ
A 9	バ	パ	ヒ	ピ	フ	ブ	プ	ヘ	ベ	ベ	ホ	ボ	ポ	マ	ミ	ワ
E 8	ム	メ	モ	ヤ	ユ	ユ	ヨ	ヨ	ラ	リ	ル	レ	ロ	ワ	ワ	
E 9	キ	エ	ヲ	ン	ヅ	カ	ケ	16	17	18	19	20	21	22	23	24
7 0	Ⓜ	A	B	Γ	Δ	E	Z	H	Θ	I	K	Λ	M	N	Ξ	O
7 1	Π	P	Σ	T	Υ	Φ	X	Ψ	Ω	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
B 0	α	β	γ	δ	ε	ζ	η	θ	ι	κ	λ	μ	ν	ξ	ο	
B 1	π	ρ	σ	τ	υ	φ	χ	ψ	ω	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
F 0	À	Á	Â	Ë	É	Ê	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë
F 1	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë	Ë
7 8	Ⓜ	A	B	B	Γ	Δ	E	È	Ж	З	И	Й	К	Л	М	Н
7 9	Ⓜ	О	П	Р	С	Т	У	Ф	Х	Ц	Ч	Ш	Щ	Ъ	Ы	Ь
B 8	Ю	Я	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
B 9	Ⓜ	a	b	v	г	д	e	ё	ж	з	и	й	к	л	м	н
F 8	о	п	р	с	т	у	ф	х	ц	ч	ш	щ	ъ	ы	ь	э
F 9	ю	я	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ	Ⓜ
4 0		—		┌	┐	└	┘	┌	┐	└	┘	┌	┐	└	┘	┌
4 1	┌	┐	└	┘	┌	┐	└	┘	┌	┐	└	┘	┌	┐	└	┘
8 0	+	+	=	+	+	+	+	+	+	+	+	+	+	+	+	+
8 1	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
C 0	、	、	、	、	、	、	、	、	、	、	、	、	、	、	、	、
C 1	、	、	、	、	、	、	、	、	、	、	、	、	、	、	、	、

# HD66730/HD66731

**Table 6 Relationship between Half-Size Character Code and Character Pattern  
(ROM Code: A00)**

Upper (4 bits) Lower (3 bits)	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx 000					(Space)											
xxxx 001																
xxxx 010																
xxxx 011																
xxxx 100																
xxxx 101																
xxxx 110																
xxxx 111																

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

가 (0.0)	가 (0.1)	가 (0.2)	가 (0.3)	가 (0.4)	가 (0.5)	가 (0.6)	가 (0.7)
나 (0.8)	나 (0.9)	나 (1.0)	나 (1.1)	나 (1.2)	나 (1.3)	나 (1.4)	나 (1.5)
다 (1.6)	다 (1.7)	다 (1.8)	다 (1.9)	다 (2.0)	다 (2.1)	다 (2.2)	다 (2.3)
라 (2.4)	라 (2.5)	라 (2.6)	라 (2.7)	라 (2.8)	라 (2.9)	라 (3.0)	라 (3.1)
사 (3.2)	사 (3.3)	사 (3.4)	사 (3.5)	사 (3.6)	사 (3.7)	사 (3.8)	사 (3.9)
아 (4.0)	아 (4.1)	아 (4.2)	아 (4.3)	아 (4.4)	아 (4.5)	아 (4.6)	아 (4.7)
야 (4.8)	야 (4.9)	야 (5.0)	야 (5.1)	야 (5.2)	야 (5.3)	야 (5.4)	야 (5.5)
에 (5.6)	에 (5.7)	에 (5.8)	에 (5.9)	에 (6.0)	에 (6.1)	에 (6.2)	에 (6.3)
오 (6.4)	오 (6.5)	오 (6.6)	오 (6.7)	오 (6.8)	오 (6.9)	오 (7.0)	오 (7.1)
우 (7.2)	우 (7.3)	우 (7.4)	우 (7.5)	우 (7.6)	우 (7.7)	우 (7.8)	우 (7.9)
유 (8.0)	유 (8.1)	유 (8.2)	유 (8.3)	유 (8.4)	유 (8.5)	유 (8.6)	유 (8.7)
이 (8.8)	이 (8.9)	이 (9.0)	이 (9.1)	이 (9.2)	이 (9.3)	이 (9.4)	이 (9.5)
이 (9.6)	이 (9.7)	이 (9.8)	이 (9.9)	이 (10.0)	이 (10.1)	이 (10.2)	이 (10.3)
이 (10.4)	이 (10.5)	이 (10.6)	이 (10.7)	이 (10.8)	이 (10.9)	이 (11.0)	이 (11.1)
이 (11.2)	이 (11.3)	이 (11.4)	이 (11.5)	이 (11.6)	이 (11.7)	이 (11.8)	이 (11.9)
이 (12.0)	이 (12.1)	이 (12.2)	이 (12.3)	이 (12.4)	이 (12.5)	이 (12.6)	이 (12.7)
이 (12.8)	이 (12.9)	이 (13.0)	이 (13.1)	이 (13.2)	이 (13.3)	이 (13.4)	이 (13.5)
이 (13.6)	이 (13.7)	이 (13.8)	이 (13.9)	이 (14.0)	이 (14.1)	이 (14.2)	이 (14.3)
이 (14.4)	이 (14.5)	이 (14.6)	이 (14.7)	이 (14.8)	이 (14.9)	이 (15.0)	이 (15.1)
이 (15.2)	이 (15.3)	이 (15.4)	이 (15.5)	이 (15.6)	이 (15.7)	이 (15.8)	이 (15.9)
이 (16.0)	이 (16.1)	이 (16.2)	이 (16.3)	이 (16.4)	이 (16.5)	이 (16.6)	이 (16.7)
이 (16.8)	이 (16.9)	이 (17.0)	이 (17.1)	이 (17.2)	이 (17.3)	이 (17.4)	이 (17.5)
이 (17.6)	이 (17.7)	이 (17.8)	이 (17.9)	이 (18.0)	이 (18.1)	이 (18.2)	이 (18.3)
이 (18.4)	이 (18.5)	이 (18.6)	이 (18.7)	이 (18.8)	이 (18.9)	이 (19.0)	이 (19.1)
이 (19.2)	이 (19.3)	이 (19.4)	이 (19.5)	이 (19.6)	이 (19.7)	이 (19.8)	이 (19.9)
이 (20.0)	이 (20.1)	이 (20.2)	이 (20.3)	이 (20.4)	이 (20.5)	이 (20.6)	이 (20.7)
이 (20.8)	이 (20.9)	이 (21.0)	이 (21.1)	이 (21.2)	이 (21.3)	이 (21.4)	이 (21.5)
이 (21.6)	이 (21.7)	이 (21.8)	이 (21.9)	이 (22.0)	이 (22.1)	이 (22.2)	이 (22.3)
이 (22.4)	이 (22.5)	이 (22.6)	이 (22.7)	이 (22.8)	이 (22.9)	이 (23.0)	이 (23.1)
이 (23.2)	이 (23.3)	이 (23.4)	이 (23.5)	이 (23.6)	이 (23.7)	이 (23.8)	이 (23.9)
이 (24.0)	이 (24.1)	이 (24.2)	이 (24.3)	이 (24.4)	이 (24.5)	이 (24.6)	이 (24.7)
이 (24.8)	이 (24.9)	이 (25.0)	이 (25.1)	이 (25.2)	이 (25.3)	이 (25.4)	이 (25.5)
이 (25.6)	이 (25.7)	이 (25.8)	이 (25.9)	이 (26.0)	이 (26.1)	이 (26.2)	이 (26.3)
이 (26.4)	이 (26.5)	이 (26.6)	이 (26.7)	이 (26.8)	이 (26.9)	이 (27.0)	이 (27.1)
이 (27.2)	이 (27.3)	이 (27.4)	이 (27.5)	이 (27.6)	이 (27.7)	이 (27.8)	이 (27.9)
이 (28.0)	이 (28.1)	이 (28.2)	이 (28.3)	이 (28.4)	이 (28.5)	이 (28.6)	이 (28.7)
이 (28.8)	이 (28.9)	이 (29.0)	이 (29.1)	이 (29.2)	이 (29.3)	이 (29.4)	이 (29.5)
이 (29.6)	이 (29.7)	이 (29.8)	이 (29.9)	이 (30.0)	이 (30.1)	이 (30.2)	이 (30.3)
이 (30.4)	이 (30.5)	이 (30.6)	이 (30.7)	이 (30.8)	이 (30.9)	이 (31.0)	이 (31.1)
이 (31.2)	이 (31.3)	이 (31.4)	이 (31.5)	이 (31.6)	이 (31.7)	이 (31.8)	이 (31.9)
이 (32.0)	이 (32.1)	이 (32.2)	이 (32.3)	이 (32.4)	이 (32.5)	이 (32.6)	이 (32.7)
이 (32.8)	이 (32.9)	이 (33.0)	이 (33.1)	이 (33.2)	이 (33.3)	이 (33.4)	이 (33.5)
이 (33.6)	이 (33.7)	이 (33.8)	이 (33.9)	이 (34.0)	이 (34.1)	이 (34.2)	이 (34.3)
이 (34.4)	이 (34.5)	이 (34.6)	이 (34.7)	이 (34.8)	이 (34.9)	이 (35.0)	이 (35.1)
이 (35.2)	이 (35.3)	이 (35.4)	이 (35.5)	이 (35.6)	이 (35.7)	이 (35.8)	이 (35.9)
이 (36.0)	이 (36.1)	이 (36.2)	이 (36.3)	이 (36.4)	이 (36.5)	이 (36.6)	이 (36.7)
이 (36.8)	이 (36.9)	이 (37.0)	이 (37.1)	이 (37.2)	이 (37.3)	이 (37.4)	이 (37.5)
이 (37.6)	이 (37.7)	이 (37.8)	이 (37.9)	이 (38.0)	이 (38.1)	이 (38.2)	이 (38.3)
이 (38.4)	이 (38.5)	이 (38.6)	이 (38.7)	이 (38.8)	이 (38.9)	이 (39.0)	이 (39.1)
이 (39.2)	이 (39.3)	이 (39.4)	이 (39.5)	이 (39.6)	이 (39.7)	이 (39.8)	이 (39.9)

# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

Full Font Code Map - C00 - D7F

0000			001F					
0010			001E					
0020			001D					
0030			001C					
0040			001B					
0050			001A					
0060			0019					
0070			0018					
0080			0017					
0090			0016					
00A0			0015					
00B0			0014					
00C0			0013					
00D0			0012					
00E0			0011					
00F0			0010					
0100			000F					
0110			000E					
0120			000D					
0130			000C					
0140			000B					
0150			000A					
0160			0009					
0170			0008					
0180			0007					
0190			0006					
01A0			0005					
01B0			0004					
01C0			0003					
01D0			0002					
01E0			0001					
01F0			0000					
0200			0000					
0210			0000					
0220			0000					
0230			0000					
0240			0000					
0250			0000					
0260			0000					
0270			0000					
0280			0000					
0290			0000					
02A0			0000					
02B0			0000					
02C0			0000					
02D0			0000					
02E0			0000					
02F0			0000					
0300			0000					
0310			0000					
0320			0000					
0330			0000					
0340			0000					
0350			0000					
0360			0000					
0370			0000					
0380			0000					
0390			0000					
03A0			0000					
03B0			0000					
03C0			0000					
03D0			0000					
03E0			0000					
03F0			0000					
0400			0000					
0410			0000					
0420			0000					
0430			0000					
0440			0000					
0450			0000					
0460			0000					
0470			0000					
0480			0000					
0490			0000					
04A0			0000					
04B0			0000					
04C0			0000					
04D0			0000					
04E0			0000					
04F0			0000					
0500			0000					
0510			0000					
0520			0000					
0530			0000					
0540			0000					
0550			0000					
0560			0000					
0570			0000					
0580			0000					
0590			0000					
05A0			0000					
05B0			0000					
05C0			0000					
05D0			0000					
05E0			0000					
05F0			0000					
0600			0000					
0610			0000					
0620			0000					
0630			0000					
0640			0000					
0650			0000					
0660			0000					
0670			0000					
0680			0000					
0690			0000					
06A0			0000					
06B0			0000					
06C0			0000					
06D0			0000					
06E0			0000					
06F0			0000					
0700			0000					
0710			0000					
0720			0000					
0730			0000					
0740			0000					
0750			0000					
0760			0000					
0770			0000					
0780			0000					
0790			0000					
07A0			0000					
07B0			0000					
07C0			0000					
07D0			0000					
07E0			0000					
07F0			0000					

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

Font: HD66730, HD66731

(0B0)	(0B1)	(0B2)	(0B3)	(0B4)	(0B5)	(0B6)	(0B7)	(0B8)	(0B9)	(0BA)	(0BB)	(0BC)	(0BD)	(0BE)	(0BF)
(0C0)	(0C1)	(0C2)	(0C3)	(0C4)	(0C5)	(0C6)	(0C7)	(0C8)	(0C9)	(0CA)	(0CB)	(0CC)	(0CD)	(0CE)	(0CF)
(0D0)	(0D1)	(0D2)	(0D3)	(0D4)	(0D5)	(0D6)	(0D7)	(0D8)	(0D9)	(0DA)	(0DB)	(0DC)	(0DD)	(0DE)	(0DF)
(0E0)	(0E1)	(0E2)	(0E3)	(0E4)	(0E5)	(0E6)	(0E7)	(0E8)	(0E9)	(0EA)	(0EB)	(0EC)	(0ED)	(0EE)	(0EF)
(0F0)	(0F1)	(0F2)	(0F3)	(0F4)	(0F5)	(0F6)	(0F7)	(0F8)	(0F9)	(0FA)	(0FB)	(0FC)	(0FD)	(0FE)	(0FF)

# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	000A	000B	000C	000D	000E	000F
0010	0011	0012	0013	0014	0015	0016	0017	0018	0019	001A	001B	001C	001D	001E	001F
0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	002A	002B	002C	002D	002E	002F
0030	0031	0032	0033	0034	0035	0036	0037	0038	0039	003A	003B	003C	003D	003E	003F
0040	0041	0042	0043	0044	0045	0046	0047	0048	0049	004A	004B	004C	004D	004E	004F
0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	005A	005B	005C	005D	005E	005F
0060	0061	0062	0063	0064	0065	0066	0067	0068	0069	006A	006B	006C	006D	006E	006F
0070	0071	0072	0073	0074	0075	0076	0077	0078	0079	007A	007B	007C	007D	007E	007F
0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	008A	008B	008C	008D	008E	008F
0090	0091	0092	0093	0094	0095	0096	0097	0098	0099	009A	009B	009C	009D	009E	009F
00A0	00A1	00A2	00A3	00A4	00A5	00A6	00A7	00A8	00A9	00AA	00AB	00AC	00AD	00AE	00AF
00B0	00B1	00B2	00B3	00B4	00B5	00B6	00B7	00B8	00B9	00BA	00BB	00BC	00BD	00BE	00BF
00C0	00C1	00C2	00C3	00C4	00C5	00C6	00C7	00C8	00C9	00CA	00CB	00CC	00CD	00CE	00CF
00D0	00D1	00D2	00D3	00D4	00D5	00D6	00D7	00D8	00D9	00DA	00DB	00DC	00DD	00DE	00DF
00E0	00E1	00E2	00E3	00E4	00E5	00E6	00E7	00E8	00E9	00EA	00EB	00EC	00ED	00EE	00EF
00F0	00F1	00F2	00F3	00F4	00F5	00F6	00F7	00F8	00F9	00FA	00FB	00FC	00FD	00FE	00FF





# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

29F	29E	29D	29C	29B	29A	299	298	297	296	295	294	293	292	291	290
28F	28E	28D	28C	28B	28A	289	288	287	286	285	284	283	282	281	280
27F	27E	27D	27C	27B	27A	279	278	277	276	275	274	273	272	271	270
26F	26E	26D	26C	26B	26A	269	268	267	266	265	264	263	262	261	260
25F	25E	25D	25C	25B	25A	259	258	257	256	255	254	253	252	251	250
24F	24E	24D	24C	24B	24A	249	248	247	246	245	244	243	242	241	240
23F	23E	23D	23C	23B	23A	239	238	237	236	235	234	233	232	231	230
22F	22E	22D	22C	22B	22A	229	228	227	226	225	224	223	222	221	220
21F	21E	21D	21C	21B	21A	219	218	217	216	215	214	213	212	211	210
20F	20E	20D	20C	20B	20A	209	208	207	206	205	204	203	202	201	200
19F	19E	19D	19C	19B	19A	199	198	197	196	195	194	193	192	191	190
18F	18E	18D	18C	18B	18A	189	188	187	186	185	184	183	182	181	180
17F	17E	17D	17C	17B	17A	179	178	177	176	175	174	173	172	171	170
16F	16E	16D	16C	16B	16A	169	168	167	166	165	164	163	162	161	160
15F	15E	15D	15C	15B	15A	159	158	157	156	155	154	153	152	151	150
14F	14E	14D	14C	14B	14A	149	148	147	146	145	144	143	142	141	140
13F	13E	13D	13C	13B	13A	139	138	137	136	135	134	133	132	131	130
12F	12E	12D	12C	12B	12A	129	128	127	126	125	124	123	122	121	120
11F	11E	11D	11C	11B	11A	119	118	117	116	115	114	113	112	111	110
10F	10E	10D	10C	10B	10A	109	108	107	106	105	104	103	102	101	100
9F	9E	9D	9C	9B	9A	99	98	97	96	95	94	93	92	91	90
8F	8E	8D	8C	8B	8A	89	88	87	86	85	84	83	82	81	80
7F	7E	7D	7C	7B	7A	79	78	77	76	75	74	73	72	71	70
6F	6E	6D	6C	6B	6A	69	68	67	66	65	64	63	62	61	60
5F	5E	5D	5C	5B	5A	59	58	57	56	55	54	53	52	51	50
4F	4E	4D	4C	4B	4A	49	48	47	46	45	44	43	42	41	40
3F	3E	3D	3C	3B	3A	39	38	37	36	35	34	33	32	31	30
2F	2E	2D	2C	2B	2A	29	28	27	26	25	24	23	22	21	20
1F	1E	1D	1C	1B	1A	19	18	17	16	15	14	13	12	11	10

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

Font Name: Cosak W02 280 ... 284	(280)	(289)	(298)	(307)	(316)	(325)	(334)	(343)	(352)	(361)	(370)	(379)	(388)	(397)	(406)	(415)	(424)	(433)	(442)	(451)	(460)	(469)	(478)	(487)	(496)	(505)	(514)	(523)	(532)	(541)	(550)	(559)	(568)	(577)	(586)	(595)	(604)	(613)	(622)	(631)	(640)	(649)	(658)	(667)	(676)	(685)	(694)	(703)	(712)	(721)	(730)	(739)	(748)	(757)	(766)	(775)	(784)	(793)	(802)	(811)	(820)	(829)	(838)	(847)	(856)	(865)	(874)	(883)	(892)	(901)	(910)	(919)	(928)	(937)	(946)	(955)	(964)	(973)	(982)	(991)	(1000)
----------------------------------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------

# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

...	(300)	(301)	(302)	(303)	(304)	(305)	(306)	(307)	(308)	(309)	(310)	(311)	(312)	(313)	(314)	(315)	(316)	(317)	(318)	(319)	(320)	(321)	(322)	(323)	(324)	(325)	(326)	(327)	(328)	(329)	(330)	(331)	(332)	(333)	(334)	(335)	(336)	(337)	(338)	(339)	(340)	(341)	(342)	(343)	(344)	(345)	(346)	(347)	(348)	(349)	(350)	(351)	(352)	(353)	(354)	(355)	(356)	(357)	(358)	(359)	(360)	(361)	(362)	(363)	(364)	(365)	(366)	(367)	(368)	(369)	(370)	(371)	(372)	(373)	(374)	(375)	(376)	(377)	(378)	(379)	(380)	(381)	(382)	(383)	(384)	(385)	(386)	(387)	(388)	(389)	(390)	(391)	(392)	(393)	(394)	(395)	(396)	(397)	(398)	(399)
-----	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

3890	3891	3892	3893	3894	3895	3896	3897	3898	3899
3900	3901	3902	3903	3904	3905	3906	3907	3908	3909
3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
3920	3921	3922	3923	3924	3925	3926	3927	3928	3929
3930	3931	3932	3933	3934	3935	3936	3937	3938	3939
3940	3941	3942	3943	3944	3945	3946	3947	3948	3949
3950	3951	3952	3953	3954	3955	3956	3957	3958	3959
3960	3961	3962	3963	3964	3965	3966	3967	3968	3969
3970	3971	3972	3973	3974	3975	3976	3977	3978	3979
3980	3981	3982	3983	3984	3985	3986	3987	3988	3989
3990	3991	3992	3993	3994	3995	3996	3997	3998	3999





# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)


HITACHI



HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

(S880)	(S881)	(S882)	(S883)	(S884)	(S885)	(S886)	(S887)
(S888)	(S889)	(S890)	(S891)	(S892)	(S893)	(S894)	(S895)
(S896)	(S897)	(S898)	(S899)	(S900)	(S901)	(S902)	(S903)
(S904)	(S905)	(S906)	(S907)	(S908)	(S909)	(S910)	(S911)
(S912)	(S913)	(S914)	(S915)	(S916)	(S917)	(S918)	(S919)
(S920)	(S921)	(S922)	(S923)	(S924)	(S925)	(S926)	(S927)
(S928)	(S929)	(S930)	(S931)	(S932)	(S933)	(S934)	(S935)
(S936)	(S937)	(S938)	(S939)	(S940)	(S941)	(S942)	(S943)
(S944)	(S945)	(S946)	(S947)	(S948)	(S949)	(S950)	(S951)
(S952)	(S953)	(S954)	(S955)	(S956)	(S957)	(S958)	(S959)
(S960)	(S961)	(S962)	(S963)	(S964)	(S965)	(S966)	(S967)
(S968)	(S969)	(S970)	(S971)	(S972)	(S973)	(S974)	(S975)
(S976)	(S977)	(S978)	(S979)	(S980)	(S981)	(S982)	(S983)
(S984)	(S985)	(S986)	(S987)	(S988)	(S989)	(S990)	(S991)
(S992)	(S993)	(S994)	(S995)	(S996)	(S997)	(S998)	(S999)

# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

工 (60P)	口 (61P)	牙 (62P)	刻 (63P)	空 (64P)	空 (65P)	空 (66P)	空 (67P)
又 (60E)	又 (61E)	又 (62E)	又 (63E)	又 (64E)	又 (65E)	又 (66E)	又 (67E)
又 (60D)	又 (61D)	又 (62D)	又 (63D)	又 (64D)	又 (65D)	又 (66D)	又 (67D)
又 (60C)	又 (61C)	又 (62C)	又 (63C)	又 (64C)	又 (65C)	又 (66C)	又 (67C)
又 (60B)	又 (61B)	又 (62B)	又 (63B)	又 (64B)	又 (65B)	又 (66B)	又 (67B)
又 (60A)	又 (61A)	又 (62A)	又 (63A)	又 (64A)	又 (65A)	又 (66A)	又 (67A)
又 (609)	又 (619)	又 (629)	又 (639)	又 (649)	又 (659)	又 (669)	又 (679)
又 (608)	又 (618)	又 (628)	又 (638)	又 (648)	又 (658)	又 (668)	又 (678)
又 (607)	又 (617)	又 (627)	又 (637)	又 (647)	又 (657)	又 (667)	又 (677)
又 (606)	又 (616)	又 (626)	又 (636)	又 (646)	又 (656)	又 (666)	又 (676)
又 (605)	又 (615)	又 (625)	又 (635)	又 (645)	又 (655)	又 (665)	又 (675)
又 (604)	又 (614)	又 (624)	又 (634)	又 (644)	又 (654)	又 (664)	又 (674)
又 (603)	又 (613)	又 (623)	又 (633)	又 (643)	又 (653)	又 (663)	又 (673)
又 (602)	又 (612)	又 (622)	又 (632)	又 (642)	又 (652)	又 (662)	又 (672)
又 (601)	又 (611)	又 (621)	又 (631)	又 (641)	又 (651)	又 (661)	又 (671)
又 (600)	又 (610)	又 (620)	又 (630)	又 (640)	又 (650)	又 (660)	又 (670)

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0x1100	0x1101	0x1102	0x1103	0x1104	0x1105	0x1106	0x1107
0x1108	0x1109	0x110A	0x110B	0x110C	0x110D	0x110E	0x110F
0x1110	0x1111	0x1112	0x1113	0x1114	0x1115	0x1116	0x1117
0x1118	0x1119	0x111A	0x111B	0x111C	0x111D	0x111E	0x111F
0x1120	0x1121	0x1122	0x1123	0x1124	0x1125	0x1126	0x1127
0x1128	0x1129	0x112A	0x112B	0x112C	0x112D	0x112E	0x112F
0x1130	0x1131	0x1132	0x1133	0x1134	0x1135	0x1136	0x1137
0x1138	0x1139	0x113A	0x113B	0x113C	0x113D	0x113E	0x113F
0x1140	0x1141	0x1142	0x1143	0x1144	0x1145	0x1146	0x1147
0x1148	0x1149	0x114A	0x114B	0x114C	0x114D	0x114E	0x114F
0x1150	0x1151	0x1152	0x1153	0x1154	0x1155	0x1156	0x1157
0x1158	0x1159	0x115A	0x115B	0x115C	0x115D	0x115E	0x115F
0x1160	0x1161	0x1162	0x1163	0x1164	0x1165	0x1166	0x1167
0x1168	0x1169	0x116A	0x116B	0x116C	0x116D	0x116E	0x116F
0x1170	0x1171	0x1172	0x1173	0x1174	0x1175	0x1176	0x1177
0x1178	0x1179	0x117A	0x117B	0x117C	0x117D	0x117E	0x117F
0x1180	0x1181	0x1182	0x1183	0x1184	0x1185	0x1186	0x1187
0x1188	0x1189	0x118A	0x118B	0x118C	0x118D	0x118E	0x118F
0x1190	0x1191	0x1192	0x1193	0x1194	0x1195	0x1196	0x1197
0x1198	0x1199	0x119A	0x119B	0x119C	0x119D	0x119E	0x119F

# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0x0000	0x0001	0x0002	0x0003	0x0004	0x0005	0x0006	0x0007
0x0008	0x0009	0x000A	0x000B	0x000C	0x000D	0x000E	0x000F
0x0010	0x0011	0x0012	0x0013	0x0014	0x0015	0x0016	0x0017
0x0018	0x0019	0x001A	0x001B	0x001C	0x001D	0x001E	0x001F
0x0020	0x0021	0x0022	0x0023	0x0024	0x0025	0x0026	0x0027
0x0028	0x0029	0x002A	0x002B	0x002C	0x002D	0x002E	0x002F
0x0030	0x0031	0x0032	0x0033	0x0034	0x0035	0x0036	0x0037
0x0038	0x0039	0x003A	0x003B	0x003C	0x003D	0x003E	0x003F
0x0040	0x0041	0x0042	0x0043	0x0044	0x0045	0x0046	0x0047
0x0048	0x0049	0x004A	0x004B	0x004C	0x004D	0x004E	0x004F
0x0050	0x0051	0x0052	0x0053	0x0054	0x0055	0x0056	0x0057
0x0058	0x0059	0x005A	0x005B	0x005C	0x005D	0x005E	0x005F
0x0060	0x0061	0x0062	0x0063	0x0064	0x0065	0x0066	0x0067
0x0068	0x0069	0x006A	0x006B	0x006C	0x006D	0x006E	0x006F
0x0070	0x0071	0x0072	0x0073	0x0074	0x0075	0x0076	0x0077
0x0078	0x0079	0x007A	0x007B	0x007C	0x007D	0x007E	0x007F
0x0080	0x0081	0x0082	0x0083	0x0084	0x0085	0x0086	0x0087
0x0088	0x0089	0x008A	0x008B	0x008C	0x008D	0x008E	0x008F
0x0090	0x0091	0x0092	0x0093	0x0094	0x0095	0x0096	0x0097
0x0098	0x0099	0x009A	0x009B	0x009C	0x009D	0x009E	0x009F
0x00A0	0x00A1	0x00A2	0x00A3	0x00A4	0x00A5	0x00A6	0x00A7
0x00A8	0x00A9	0x00AA	0x00AB	0x00AC	0x00AD	0x00AE	0x00AF
0x00B0	0x00B1	0x00B2	0x00B3	0x00B4	0x00B5	0x00B6	0x00B7
0x00B8	0x00B9	0x00BA	0x00BB	0x00BC	0x00BD	0x00BE	0x00BF
0x00C0	0x00C1	0x00C2	0x00C3	0x00C4	0x00C5	0x00C6	0x00C7
0x00C8	0x00C9	0x00CA	0x00CB	0x00CC	0x00CD	0x00CE	0x00CF
0x00D0	0x00D1	0x00D2	0x00D3	0x00D4	0x00D5	0x00D6	0x00D7
0x00D8	0x00D9	0x00DA	0x00DB	0x00DC	0x00DD	0x00DE	0x00DF
0x00E0	0x00E1	0x00E2	0x00E3	0x00E4	0x00E5	0x00E6	0x00E7
0x00E8	0x00E9	0x00EA	0x00EB	0x00EC	0x00ED	0x00EE	0x00EF
0x00F0	0x00F1	0x00F2	0x00F3	0x00F4	0x00F5	0x00F6	0x00F7
0x00F8	0x00F9	0x00FA	0x00FB	0x00FC	0x00FD	0x00FE	0x00FF



# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63
64	65	66	67	68	69	70	71
72	73	74	75	76	77	78	79
80	81	82	83	84	85	86	87
88	89	90	91	92	93	94	95
96	97	98	99	100	101	102	103
104	105	106	107	108	109	110	111
112	113	114	115	116	117	118	119
120	121	122	123	124	125	126	127
128	129	130	131	132	133	134	135
136	137	138	139	140	141	142	143
144	145	146	147	148	149	150	151
152	153	154	155	156	157	158	159
160	161	162	163	164	165	166	167
168	169	170	171	172	173	174	175
176	177	178	179	180	181	182	183
184	185	186	187	188	189	190	191
192	193	194	195	196	197	198	199
200	201	202	203	204	205	206	207
208	209	210	211	212	213	214	215
216	217	218	219	220	221	222	223
224	225	226	227	228	229	230	231
232	233	234	235	236	237	238	239
240	241	242	243	244	245	246	247
248	249	250	251	252	253	254	255
256	257	258	259	260	261	262	263
264	265	266	267	268	269	270	271
272	273	274	275	276	277	278	279
280	281	282	283	284	285	286	287
288	289	290	291	292	293	294	295
296	297	298	299	300	301	302	303
304	305	306	307	308	309	310	311
312	313	314	315	316	317	318	319
320	321	322	323	324	325	326	327
328	329	330	331	332	333	334	335
336	337	338	339	340	341	342	343
344	345	346	347	348	349	350	351
352	353	354	355	356	357	358	359
360	361	362	363	364	365	366	367
368	369	370	371	372	373	374	375
376	377	378	379	380	381	382	383
384	385	386	387	388	389	390	391
392	393	394	395	396	397	398	399
400	401	402	403	404	405	406	407
408	409	410	411	412	413	414	415
416	417	418	419	420	421	422	423
424	425	426	427	428	429	430	431
432	433	434	435	436	437	438	439
440	441	442	443	444	445	446	447
448	449	450	451	452	453	454	455
456	457	458	459	460	461	462	463
464	465	466	467	468	469	470	471
472	473	474	475	476	477	478	479
480	481	482	483	484	485	486	487
488	489	490	491	492	493	494	495
496	497	498	499	500	501	502	503
504	505	506	507	508	509	510	511
512	513	514	515	516	517	518	519
520	521	522	523	524	525	526	527
528	529	530	531	532	533	534	535
536	537	538	539	540	541	542	543
544	545	546	547	548	549	550	551
552	553	554	555	556	557	558	559
560	561	562	563	564	565	566	567
568	569	570	571	572	573	574	575
576	577	578	579	580	581	582	583
584	585	586	587	588	589	590	591
592	593	594	595	596	597	598	599
600	601	602	603	604	605	606	607
608	609	610	611	612	613	614	615
616	617	618	619	620	621	622	623
624	625	626	627	628	629	630	631
632	633	634	635	636	637	638	639
640	641	642	643	644	645	646	647
648	649	650	651	652	653	654	655
656	657	658	659	660	661	662	663
664	665	666	667	668	669	670	671
672	673	674	675	676	677	678	679
680	681	682	683	684	685	686	687
688	689	690	691	692	693	694	695
696	697	698	699	700	701	702	703
704	705	706	707	708	709	710	711
712	713	714	715	716	717	718	719
720	721	722	723	724	725	726	727
728	729	730	731	732	733	734	735
736	737	738	739	740	741	742	743
744	745	746	747	748	749	750	751
752	753	754	755	756	757	758	759
760	761	762	763	764	765	766	767
768	769	770	771	772	773	774	775
776	777	778	779	780	781	782	783
784	785	786	787	788	789	790	791
792	793	794	795	796	797	798	799
800	801	802	803	804	805	806	807
808	809	810	811	812	813	814	815
816	817	818	819	820	821	822	823
824	825	826	827	828	829	830	831
832	833	834	835	836	837	838	839
840	841	842	843	844	845	846	847
848	849	850	851	852	853	854	855
856	857	858	859	860	861	862	863
864	865	866	867	868	869	870	871
872	873	874	875	876	877	878	879
880	881	882	883	884	885	886	887
888	889	890	891	892	893	894	895
896	897	898	899	900	901	902	903
904	905	906	907	908	909	910	911
912	913	914	915	916	917	918	919
920	921	922	923	924	925	926	927
928	929	930	931	932	933	934	935
936	937	938	939	940	941	942	943
944	945	946	947	948	949	950	951
952	953	954	955	956	957	958	959
960	961	962	963	964	965	966	967
968	969	970	971	972	973	974	975
976	977	978	979	980	981	982	983
984	985	986	987	988	989	990	991
992	993	994	995	996	997	998	999



# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

가	가	가	가	가	가	가	가	가
000F	000F	001F	002F	003F	004F	005F	006F	007F
0	0	0	0	0	0	0	0	0
000E	000E	001E	002E	003E	004E	005E	006E	007E
2	2	2	2	2	2	2	2	2
000D	000D	001D	002D	003D	004D	005D	006D	007D
3	3	3	3	3	3	3	3	3
000C	000C	001C	002C	003C	004C	005C	006C	007C
4	4	4	4	4	4	4	4	4
000B	000B	001B	002B	003B	004B	005B	006B	007B
5	5	5	5	5	5	5	5	5
000A	000A	001A	002A	003A	004A	005A	006A	007A
6	6	6	6	6	6	6	6	6
0009	0009	0019	0029	0039	0049	0059	0069	0079
7	7	7	7	7	7	7	7	7
0008	0008	0018	0028	0038	0048	0058	0068	0078
8	8	8	8	8	8	8	8	8
0007	0007	0017	0027	0037	0047	0057	0067	0077
9	9	9	9	9	9	9	9	9
0006	0006	0016	0026	0036	0046	0056	0066	0076
0	0	0	0	0	0	0	0	0
0005	0005	0015	0025	0035	0045	0055	0065	0075
1	1	1	1	1	1	1	1	1
0004	0004	0014	0024	0034	0044	0054	0064	0074
2	2	2	2	2	2	2	2	2
0003	0003	0013	0023	0033	0043	0053	0063	0073
3	3	3	3	3	3	3	3	3
0002	0002	0012	0022	0032	0042	0052	0062	0072
4	4	4	4	4	4	4	4	4
0001	0001	0011	0021	0031	0041	0051	0061	0071
5	5	5	5	5	5	5	5	5
0000	0000	0010	0020	0030	0040	0050	0060	0070



































































































































HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

9887	9888	9889	9890	9891	9892	9893	9894
9895	9896	9897	9898	9899	9900	9901	9902
9903	9904	9905	9906	9907	9908	9909	9910
9911	9912	9913	9914	9915	9916	9917	9918
9919	9920	9921	9922	9923	9924	9925	9926
9927	9928	9929	9930	9931	9932	9933	9934
9935	9936	9937	9938	9939	9940	9941	9942
9943	9944	9945	9946	9947	9948	9949	9950
9951	9952	9953	9954	9955	9956	9957	9958
9959	9960	9961	9962	9963	9964	9965	9966
9967	9968	9969	9970	9971	9972	9973	9974
9975	9976	9977	9978	9979	9980	9981	9982
9983	9984	9985	9986	9987	9988	9989	9990
9991	9992	9993	9994	9995	9996	9997	9998

Full Font Code Map 980 ~ 994

























































































































# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

HITACHI

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~
0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~
0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~
0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~





# HD66730/HD66731

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

1: Full-Font, CSB, MAJ, COB, CTF


①	①	①	①	①	①	①	①
②	②	②	②	②	②	②	②
③	③	③	③	③	③	③	③
④	④	④	④	④	④	④	④
⑤	⑤	⑤	⑤	⑤	⑤	⑤	⑤
⑥	⑥	⑥	⑥	⑥	⑥	⑥	⑥
⑦	⑦	⑦	⑦	⑦	⑦	⑦	⑦
⑧	⑧	⑧	⑧	⑧	⑧	⑧	⑧
⑨	⑨	⑨	⑨	⑨	⑨	⑨	⑨
⑩	⑩	⑩	⑩	⑩	⑩	⑩	⑩
⑪	⑪	⑪	⑪	⑪	⑪	⑪	⑪
⑫	⑫	⑫	⑫	⑫	⑫	⑫	⑫
⑬	⑬	⑬	⑬	⑬	⑬	⑬	⑬
⑭	⑭	⑭	⑭	⑭	⑭	⑭	⑭
⑮	⑮	⑮	⑮	⑮	⑮	⑮	⑮
⑯	⑯	⑯	⑯	⑯	⑯	⑯	⑯
⑰	⑰	⑰	⑰	⑰	⑰	⑰	⑰
⑱	⑱	⑱	⑱	⑱	⑱	⑱	⑱
⑲	⑲	⑲	⑲	⑲	⑲	⑲	⑲
⑳	⑳	⑳	⑳	⑳	⑳	⑳	⑳
㉑	㉑	㉑	㉑	㉑	㉑	㉑	㉑
㉒	㉒	㉒	㉒	㉒	㉒	㉒	㉒
㉓	㉓	㉓	㉓	㉓	㉓	㉓	㉓
㉔	㉔	㉔	㉔	㉔	㉔	㉔	㉔
㉕	㉕	㉕	㉕	㉕	㉕	㉕	㉕
㉖	㉖	㉖	㉖	㉖	㉖	㉖	㉖
㉗	㉗	㉗	㉗	㉗	㉗	㉗	㉗
㉘	㉘	㉘	㉘	㉘	㉘	㉘	㉘
㉙	㉙	㉙	㉙	㉙	㉙	㉙	㉙
㉚	㉚	㉚	㉚	㉚	㉚	㉚	㉚
㉛	㉛	㉛	㉛	㉛	㉛	㉛	㉛
㉜	㉜	㉜	㉜	㉜	㉜	㉜	㉜
㉝	㉝	㉝	㉝	㉝	㉝	㉝	㉝
㉞	㉞	㉞	㉞	㉞	㉞	㉞	㉞
㉟	㉟	㉟	㉟	㉟	㉟	㉟	㉟
㊱	㊱	㊱	㊱	㊱	㊱	㊱	㊱
㊲	㊲	㊲	㊲	㊲	㊲	㊲	㊲
㊳	㊳	㊳	㊳	㊳	㊳	㊳	㊳
㊴	㊴	㊴	㊴	㊴	㊴	㊴	㊴
㊵	㊵	㊵	㊵	㊵	㊵	㊵	㊵
㊶	㊶	㊶	㊶	㊶	㊶	㊶	㊶
㊷	㊷	㊷	㊷	㊷	㊷	㊷	㊷
㊸	㊸	㊸	㊸	㊸	㊸	㊸	㊸
㊹	㊹	㊹	㊹	㊹	㊹	㊹	㊹
㊺	㊺	㊺	㊺	㊺	㊺	㊺	㊺
㊻	㊻	㊻	㊻	㊻	㊻	㊻	㊻
㊼	㊼	㊼	㊼	㊼	㊼	㊼	㊼
㊽	㊽	㊽	㊽	㊽	㊽	㊽	㊽
㊾	㊾	㊾	㊾	㊾	㊾	㊾	㊾
㊿	㊿	㊿	㊿	㊿	㊿	㊿	㊿

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)




































































































































# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)



HITACHI

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~
0	1	2	3	4	5	6	7	8
9	A	B	C	D	E	F	G	H
I	J	K	L	M	N	O	P	Q
R	S	T	U	V	W	X	Y	Z
[	\	]	^	_	`	a	b	c
d	e	f	g	h	i	j	k	l
m	n	o	p	q	r	s	t	u
v	w	x	y	z	{		}	~

Full-Font Code Map E00 ~ E7F

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

田 (E8F7)	畚 (E8F8)	长 (E8F9)	和 (E8FA)	〇 (E8FB)	田 (E8FC)	〇 (E8FD)	畚 (E8FE)
米 (E8FF)	畚 (E900)	和 (E901)	和 (E902)	川 (E903)	田 (E904)	畚 (E905)	畚 (E906)
和 (E907)	和 (E908)	田 (E909)	田 (E90A)	之 (E90B)	田 (E90C)	之 (E90D)	畚 (E90E)
田 (E90F)	和 (E910)	和 (E911)	和 (E912)	之 (E913)	田 (E914)	之 (E915)	畚 (E916)
田 (E917)	和 (E918)	和 (E919)	和 (E91A)	之 (E91B)	田 (E91C)	之 (E91D)	畚 (E91E)
和 (E91F)	和 (E920)	和 (E921)	和 (E922)	之 (E923)	田 (E924)	之 (E925)	畚 (E926)
和 (E927)	和 (E928)	和 (E929)	和 (E92A)	之 (E92B)	田 (E92C)	之 (E92D)	畚 (E92E)
和 (E92F)	和 (E930)	和 (E931)	和 (E932)	之 (E933)	田 (E934)	之 (E935)	畚 (E936)
和 (E937)	和 (E938)	和 (E939)	和 (E93A)	之 (E93B)	田 (E93C)	之 (E93D)	畚 (E93E)
和 (E93F)	和 (E940)	和 (E941)	和 (E942)	之 (E943)	田 (E944)	之 (E945)	畚 (E946)
和 (E947)	和 (E948)	和 (E949)	和 (E94A)	之 (E94B)	田 (E94C)	之 (E94D)	畚 (E94E)
和 (E94F)	和 (E950)	和 (E951)	和 (E952)	之 (E953)	田 (E954)	之 (E955)	畚 (E956)
和 (E957)	和 (E958)	和 (E959)	和 (E95A)	之 (E95B)	田 (E95C)	之 (E95D)	畚 (E95E)
和 (E95F)	和 (E960)	和 (E961)	和 (E962)	之 (E963)	田 (E964)	之 (E965)	畚 (E966)
和 (E967)	和 (E968)	和 (E969)	和 (E96A)	之 (E96B)	田 (E96C)	之 (E96D)	畚 (E96E)
和 (E96F)	和 (E970)	和 (E971)	和 (E972)	之 (E973)	田 (E974)	之 (E975)	畚 (E976)
和 (E977)	和 (E978)	和 (E979)	和 (E97A)	之 (E97B)	田 (E97C)	之 (E97D)	畚 (E97E)
和 (E97F)	和 (E980)	和 (E981)	和 (E982)	之 (E983)	田 (E984)	之 (E985)	畚 (E986)
和 (E987)	和 (E988)	和 (E989)	和 (E98A)	之 (E98B)	田 (E98C)	之 (E98D)	畚 (E98E)
和 (E98F)	和 (E990)	和 (E991)	和 (E992)	之 (E993)	田 (E994)	之 (E995)	畚 (E996)
和 (E997)	和 (E998)	和 (E999)	和 (E99A)	之 (E99B)	田 (E99C)	之 (E99D)	畚 (E99E)
和 (E99F)	和 (E9A0)	和 (E9A1)	和 (E9A2)	之 (E9A3)	田 (E9A4)	之 (E9A5)	畚 (E9A6)
和 (E9A7)	和 (E9A8)	和 (E9A9)	和 (E9AA)	之 (E9AB)	田 (E9AC)	之 (E9AD)	畚 (E9AE)
和 (E9AF)	和 (E9B0)	和 (E9B1)	和 (E9B2)	之 (E9B3)	田 (E9B4)	之 (E9B5)	畚 (E9B6)
和 (E9B7)	和 (E9B8)	和 (E9B9)	和 (E9BA)	之 (E9BB)	田 (E9BC)	之 (E9BD)	畚 (E9BE)
和 (E9BF)	和 (E9C0)	和 (E9C1)	和 (E9C2)	之 (E9C3)	田 (E9C4)	之 (E9C5)	畚 (E9C6)
和 (E9CF)	和 (E9D0)	和 (E9D1)	和 (E9D2)	之 (E9D3)	田 (E9D4)	之 (E9D5)	畚 (E9D6)
和 (E9DF)	和 (E9E0)	和 (E9E1)	和 (E9E2)	之 (E9E3)	田 (E9E4)	之 (E9E5)	畚 (E9E6)
和 (E9EF)	和 (E9F0)	和 (E9F1)	和 (E9F2)	之 (E9F3)	田 (E9F4)	之 (E9F5)	畚 (E9F6)

# HD66730/HD66731

## HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

Font Code Max 100 877

ㅏ (F001)	ㅑ (F002)	ㅓ (F003)	ㅕ (F004)	ㅗ (F005)	ㅛ (F006)	ㅜ (F007)	ㅠ (F008)
ㅛ (F009)	ㅝ (F010)	ㅟ (F011)	ㅡ (F012)	ㅣ (F013)	ㅥ (F014)	ㅧ (F015)	ㅩ (F016)
ㅪ (F017)	ㅫ (F018)	ㅭ (F019)	ㅯ (F020)	ㅱ (F021)	ㅳ (F022)	ㅵ (F023)	ㅷ (F024)
ㅸ (F025)	ㅺ (F026)	ㅼ (F027)	ㅽ (F028)	ㅿ (F029)	ㅿ (F030)	ㅿ (F031)	ㅿ (F032)
ㅿ (F033)	ㅿ (F034)	ㅿ (F035)	ㅿ (F036)	ㅿ (F037)	ㅿ (F038)	ㅿ (F039)	ㅿ (F040)
ㅿ (F041)	ㅿ (F042)	ㅿ (F043)	ㅿ (F044)	ㅿ (F045)	ㅿ (F046)	ㅿ (F047)	ㅿ (F048)
ㅿ (F049)	ㅿ (F050)	ㅿ (F051)	ㅿ (F052)	ㅿ (F053)	ㅿ (F054)	ㅿ (F055)	ㅿ (F056)
ㅿ (F057)	ㅿ (F058)	ㅿ (F059)	ㅿ (F060)	ㅿ (F061)	ㅿ (F062)	ㅿ (F063)	ㅿ (F064)
ㅿ (F065)	ㅿ (F066)	ㅿ (F067)	ㅿ (F068)	ㅿ (F069)	ㅿ (F070)	ㅿ (F071)	ㅿ (F072)
ㅿ (F073)	ㅿ (F074)	ㅿ (F075)	ㅿ (F076)	ㅿ (F077)	ㅿ (F078)	ㅿ (F079)	ㅿ (F080)
ㅿ (F081)	ㅿ (F082)	ㅿ (F083)	ㅿ (F084)	ㅿ (F085)	ㅿ (F086)	ㅿ (F087)	ㅿ (F088)
ㅿ (F089)	ㅿ (F090)	ㅿ (F091)	ㅿ (F092)	ㅿ (F093)	ㅿ (F094)	ㅿ (F095)	ㅿ (F096)
ㅿ (F097)	ㅿ (F098)	ㅿ (F099)	ㅿ (F100)	ㅿ (F101)	ㅿ (F102)	ㅿ (F103)	ㅿ (F104)
ㅿ (F105)	ㅿ (F106)	ㅿ (F107)	ㅿ (F108)	ㅿ (F109)	ㅿ (F110)	ㅿ (F111)	ㅿ (F112)
ㅿ (F113)	ㅿ (F114)	ㅿ (F115)	ㅿ (F116)	ㅿ (F117)	ㅿ (F118)	ㅿ (F119)	ㅿ (F120)
ㅿ (F121)	ㅿ (F122)	ㅿ (F123)	ㅿ (F124)	ㅿ (F125)	ㅿ (F126)	ㅿ (F127)	ㅿ (F128)
ㅿ (F129)	ㅿ (F130)	ㅿ (F131)	ㅿ (F132)	ㅿ (F133)	ㅿ (F134)	ㅿ (F135)	ㅿ (F136)
ㅿ (F137)	ㅿ (F138)	ㅿ (F139)	ㅿ (F140)	ㅿ (F141)	ㅿ (F142)	ㅿ (F143)	ㅿ (F144)
ㅿ (F145)	ㅿ (F146)	ㅿ (F147)	ㅿ (F148)	ㅿ (F149)	ㅿ (F150)	ㅿ (F151)	ㅿ (F152)
ㅿ (F153)	ㅿ (F154)	ㅿ (F155)	ㅿ (F156)	ㅿ (F157)	ㅿ (F158)	ㅿ (F159)	ㅿ (F160)
ㅿ (F161)	ㅿ (F162)	ㅿ (F163)	ㅿ (F164)	ㅿ (F165)	ㅿ (F166)	ㅿ (F167)	ㅿ (F168)
ㅿ (F169)	ㅿ (F170)	ㅿ (F171)	ㅿ (F172)	ㅿ (F173)	ㅿ (F174)	ㅿ (F175)	ㅿ (F176)
ㅿ (F177)	ㅿ (F178)	ㅿ (F179)	ㅿ (F180)	ㅿ (F181)	ㅿ (F182)	ㅿ (F183)	ㅿ (F184)
ㅿ (F185)	ㅿ (F186)	ㅿ (F187)	ㅿ (F188)	ㅿ (F189)	ㅿ (F190)	ㅿ (F191)	ㅿ (F192)
ㅿ (F193)	ㅿ (F194)	ㅿ (F195)	ㅿ (F196)	ㅿ (F197)	ㅿ (F198)	ㅿ (F199)	ㅿ (F200)

HD66730/731 A01 Korean font set (KS C 5601-1992 subset)

0	1	2	3	4	5	6	7	8
9	0	1	2	3	4	5	6	7
8	9	0	1	2	3	4	5	6
7	8	9	0	1	2	3	4	5
6	7	8	9	0	1	2	3	4
5	6	7	8	9	0	1	2	3
4	5	6	7	8	9	0	1	2
3	4	5	6	7	8	9	0	1
2	3	4	5	6	7	8	9	0
1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8
9	0	1	2	3	4	5	6	7
8	9	0	1	2	3	4	5	6
7	8	9	0	1	2	3	4	5
6	7	8	9	0	1	2	3	4
5	6	7	8	9	0	1	2	3
4	5	6	7	8	9	0	1	2
3	4	5	6	7	8	9	0	1
2	3	4	5	6	7	8	9	0
1	2	3	4	5	6	7	8	9
0	1	2	3	4	5	6	7	8

**Relationship between Character Codes (DDRAM), CGRAM Addresses, and Display Characters**

Full size character codes H'000 to H'007 can be used to access 8 character patterns in the CGRAM. Since each character pattern can be displayed up to 12 × 13 dots, CGRAM patterns can be displayed immediately next to each other (to the right, left, top, or bottom) without any character spaces between them. Table 6 shows the correspondence between CGRAM addresses and full-size character codes for access of the CGRAM by the MPU.

**Table 7 Relationship between Character Codes (DDRAM), CGRAM Addresses, and Display Characters**

Character Code					CGRAM Data																							
					CGRAM Address							A0 = 0						A0 = 1										
C11	C10	C9	C8	C7	A7	A6	A5	A4	A3	A2	A1	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	0	0	0	0	A	A	0	0	0	0	0	0	A	A	0	0	0	0	0	0	Character pattern (1)
												A	A	0	1	1	1	1	1	A	A	1	1	1	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	1	1	1	1	A	A	1	1	1	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	1	1	1	1	1	A	A	1	1	1	1	0	0	
0	0	0	0	0	0	0	0	0	0	0	0	A	A	0	0	0	0	0	1	A	A	0	0	0	0	0	0	Character pattern (2)
												A	A	0	0	0	0	0	0	A	A	1	0	0	0	0	0	
												A	A	0	1	1	1	1	1	A	A	1	1	1	1	0	0	
												A	A	0	0	0	0	0	0	A	A	0	0	0	0	0	0	
												A	A	0	0	0	0	0	0	A	A	0	0	0	1	0	0	
												A	A	0	0	1	0	0	0	A	A	0	0	1	0	0	0	
												A	A	0	0	1	0	0	0	A	A	0	0	1	0	0	0	
												A	A	0	0	0	1	0	0	A	A	0	0	0	1	0	0	
												A	A	0	0	0	1	0	0	A	A	0	1	0	0	0	0	
												A	A	0	0	0	1	0	0	A	A	0	1	0	0	0	0	
												A	A	0	0	0	1	0	0	A	A	0	0	0	1	0	0	
0	0	0	0	0	1	1	1	1	1	1	1	A	A	0	0	1	0	0	0	A	A	0	0	1	0	0	0	Character pattern (8)
												A	A	0	1	0	0	0	1	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	1	A	A	0	0	0	1	0	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	1	0	0	0	0	1	A	A	0	0	0	0	1	0	
												A	A	0	1	0	0	0	1	A	A	0	0	0	1	0	0	
												A	A	0	1	0	0	0	1	A	A	0	0	0	1	0	0	

- Notes:
1. CGRAM is selected when the upper 9 bits (C3 to C11) of the full size character codes are 0. In this case, the lower 3 bits (C0 to C2) of the character code correspond to bits 5 to 7 (A5 to A7) (3 bits: 8 types) in the CGRAM address.
  2. CGRAM address bits 1 to 4 (A1 to A4) designate the character pattern line position. The 12th line is the cursor position and its display is formed by a logical OR with the cursor.
  3. CGRAM address 0 (A0) corresponds to the left-half and right-half of a full-size character pattern.
  4. The character data is stored with the rightmost character element in bit 0 (LSB), as shown in the table above. Pattern produced by bits 0 to 5 is displayed and 13 raster-rows are displayed together. Thus, an arbitrary character pattern consisting of  $12 \times 13$  dots can be displayed.
  5. A set bit in the CGRAM data corresponds to display selection, and 0 to non-selection.
  6. The upper two bits (AA) of CGRAM data indicate the display attribute for the lower 6-bit pattern. In this case, display attributes specified for the DDRAM during full-size character display is disabled. When these upper two bits are 00, the CGRAM pattern is simply displayed as set; when 01, the pattern reverses (black/white), when 10, the pattern blinks; and when 11, the pattern reverses and blinks.



## Relationship between SEGRAM Addresses and Display Patterns

SEGRAM data is displayed when the select level of the COMS pin is output. Since SEGRAM data does not depend on character code data in DDRAM, and does not undergo horizontal smooth scroll, it can be used to display icon and marks. The following shows the relationship between SEGRAM addresses and segment output pins.

**Table 8 Relationship between SEGRAM Addresses and Display Patterns**

SEGRAM Address				SEGRAM Data							
A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	B1	B0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6
0	0	0	1	B1	B0	SEG7	SEG8	SEG9	SEG10	SEG11	SEG12
0	0	1	0	B1	B0	SEG13	SEG14	SEG15	SEG16	SEG17	SEG18
0	0	1	1	B1	B0	SEG19	SEG20	SEG21	SEG22	SEG23	SEG24
0	1	0	0	B1	B0	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30
0	1	0	1	B1	B0	SEG31	SEG32	SEG33	SEG34	SEG35	SEG36
0	1	1	0	B1	B0	SEG37	SEG38	SEG39	SEG40	SEG41	SEG42
0	1	1	1	B1	B0	SEG43	SEG44	SEG45	SEG46	SEG47	SEG48
1	0	0	0	B1	B0	SEG49	SEG50	SEG51	SEG52	SEG53	SEG54
1	0	0	1	B1	B0	SEG55	SEG56	SEG57	SEG58	SEG59	SEG60
1	0	1	0	B1	B0	SEG61	SEG62	SEG63	SEG64	SEG65	SEG66
1	0	1	1	B1	B0	SEG67	SEG68	SEG69	SEG70	SEG71	SEG72
1	1	0	0	B1	B0	SEG73	SEG74	SEG75	SEG76	SEG77	SEG78
1	1	0	1	B1	B0	SEG79	SEG80	SEG81	SEG82	SEG83	SEG84
1	1	1	0	B1	B0	SEG85	SEG86	SEG87	SEG88	SEG89	SEG90
1	1	1	1	B1	B0	SEG91	SEG92	SEG93	SEG94	SEG95	SEG96

Blinking control

Pattern on/off

- Notes:
1. SEG1 to SEG71 are pin numbers of the segment output driver of the HD66730. Pin SEG1 is positioned on the left edge of the display. Segments from SEG72 on are displayed by extension drivers. After SEG 96, display is performed from SEG1 again.
  2. The lower six bits (D0 to D5) indicate display on/off for of each segment. A bit setting of 1 selects display while 0 selects no display.
  3. Pattern blinking of the lower six bits is controlled by the upper two bits (D6 and D7) of SEGRAM data. When the upper two bits (B0 and B1) are 10, segments whose corresponding bits in the lower 6 bits are set to 1 will blink on the display. When the upper two bits (B0 and B1) are 01, only the bit-5 pattern can blink. Do not attempt to set the upper two bits (B0 and B1) to 11 (setting is prohibited).

## Register Functions

### Outline

Data can be written from the MPU to the internal control registers and internal RAM of the HD66730/1 via an 8-bit bus interface or a serial interface. There are five types of internal control registers, as follows (details are described later):

- Index register: Selects and designates which control register the MPU is to access
- Status register: Indicates the internal state
- Control registers: Designates display control
- RAM address register: Sets an address for accessing the various RAMs
- RAM data register: Receives and transmits data to and from the various RAMs

Table 17 shows the instruction list and the number of execution cycles of each instruction after performing register setting. Instructions that perform data transfer with the RAM data register tend to be used the most. However, auto-incrementation by 1 (or auto decrementation by 1) of internal HD66730/1 RAM addresses after each data write can lighten the program load on the MPU. Note that when an instruction is being executed (internal operations are being performed), only the busy flag in the status register can be read.

Since the busy flag is 1 during execution, the MPU should check this value before accessing a register. When accessing a register without checking the busy flag, an interval longer than the instruction execution time is needed before the next access. Refer to Table 17 Instruction Registers, for instruction execution times.

When rewriting DDRAM, character display will momentarily breakdown if the data (character codes) that is being rewritten is also being read by the system for display. For this reason, check the display read line position (NF) and the display read raster-row position (LF) in the status register (SR), and rewrite a DDRAM line that is not being read and displayed.

---


## HD66730/HD66731

---

### Functional Description

#### Index Register (IR)

The index register (Figure 4) designates control registers (R0 to R7), RAM address register (RAR: R8), and RAM data register (RDR: R9). The register number must be set between addresses 0000 to 1001 in binary digits. Note that if address 1111 is set, the test register will be selected. Addresses 1010 to 1110 are ignored.



**Figure 4 Index Register**

**Status Register (ST)**

The status register (Figure 5) includes the busy flag (BF), display line bits (NF1/0), and display raster-row bits (LF0 to LF3). If BF is 1, an instruction is being executed, and another instruction will not be accepted during this time. Any attempt to write data to a register at this time is ignored.


Rasters-rows are driven one at a time according to specific timing to perform liquid crystal display. Bits NF1 and NF0 indicate display lines, and bits LF3 to LF0 indicate the raster-row in a line. If character display degenerates when rewriting DDRAM, rewrite only those display lines that are not currently being read out by the system for display. During segment display, the next state of the last raster-row in the character display is read out.

**Table 9 Display State According to NF1 and NF0**

NF1	NF0	Display State
0	0	Displaying the first line
0	1	Displaying the second line
1	0	Displaying the third line
1	1	Displaying the fourth line

**Table 10 Display State According to LF3 to LF0**

LF3	LF2	LF1	LF0	Display State
0	0	0	0	Displaying the first raster-row
0	0	0	1	Displaying the second raster-row
0	0	1	0	Displaying the third raster-row
0	0	1	1	Displaying the fourth raster-row
•				•
•				•
•				•
1	1	0	0	Displaying the 13th raster-row



**Figure 5 Status Register**

---

## HD66730/HD66731

---

### Entry Mode Register (R0)


The entry mode register (Figure 6) includes bits I/D, RM1, and RM0.

**I/D:** Increments (I/D = 1) or decrements (I/D = 0) the DDRAM address by 1 when a character code is written into or read out from the DDRAM. When the DDRAM address is incremented by 1, the cursor or blinking will also shift to the right. This applies to both CGRAM and SEGRAM.

**RM1/0:** Selects DDRAM, CGRAM, or SEGRAM for access (Table 10).

**Table 11 RAM Selection by RM1 and RM0**

RM1	RM0	Selected RAM
0	0/1	Display data RAM (DDRAM)
1	0	Character generator RAM (CGRAM)
1	1	Segment RAM (SEGRAM)



**Figure 6 Entry Mode Register**

**Function Set Register (R1)**

The function set register (Figure 7) includes bits BST, EXT2, EXT1, DT1, DT0, and DCL.

**BST:** When BST is 1, the booster starts to operate. When the LCD voltage is external, set BST to 0 to stop operation of the internal booster. In addition, the consumption current can be suppressed by stopping the booster when entering standby mode without display.

**EXT2/1:** Extends the common driver and segment driver of HD66730. Set EXT2 to 1 to extend the driver to the common side if the duty ratio is 1/40 or 1/53. Extend the driver to the segment side by setting EXT1 to 1 when displaying 7 or more digits (of full size) in the horizontal direction. DDRAM capacity is 80 bytes. When the HD66731, these EXT2/1 bits must be set to 1.

**DT1/0:** Selects the duty ratio of the LCD (Table 11). Although this bit can be set separately from the display line designation (NL1/0), the duty ratio must be selected so that it will be smaller than the number of display lines.

**DCL:** When DCL is 1, the display is cleared by writing the code for half-size space (H'A0) into all DDRAM addresses. Then H'00 is written into the RAM address counter (RAR) and the DDRAM is selected. The character code for character code H'A0 must be a blank pattern when rewriting HCGROM used for half-size characters.

**Cursor Control Register (R2)**

The cursor control register includes bits CHM, C, CM1, and CM0.

**CHM:** When CHM is set to 1, DDRAM is selected, the RAM address counter (RAR) is set to 0, and the cursor home instruction is executed. The contents of DDRAM do not change. The cursor or blinking moves to the left edge of the display (the left edge of the first line if two lines are displayed).

**C:** When C = 1, cursor display is turned on. The cursor is displayed at the position corresponding to the count value of the RAM address counter (RAR). To set data in the RAR, set the index register (IDR) to 1000 to select it, and modify the data in the RAR. Note that the RAM address counter (RAR) automatically increments (decrements) when the RAM is accessed, and the cursor will move accordingly.

**CM1/0:** Selects cursor display mode (Table 12 and Figure 9). The blinking frequency (cycle) of the blink cursor and the white/black inverted cursor has 64 frames.


## HD66730/HD66731

**Table 12 Duty Drive Ratio**


DT1	DT0	Duty Drive Ratio
0	0	1/14 duty drive
0	1	1/27 duty drive
1	0	1/40 duty drive
1	1	1/53 duty drive

**Table 13 Cursor Mode Selection**

CM1	CM0	Selected Cursor Mode
0	0	12th raster-row cursor
0	1	Blink cursor
1	0/1	White/black inverted cursor



**Figure 7 Function Set Register**



**Figure 8 Cursor Control Register**




Figure 9 Cursor Display Examples



# HD66730/HD66731

## Display Control Register 1 (R3)

The display control register 1 (Figure 10) includes bits ST, DC, and DS.

**ST:** When ST is 1, the display control register 1 enters the standby mode. The internal operation clock is divided into 32. Data cannot be displayed on the LCD panel, however, the consumption current can be suppressed during the standby mode. Note that the register setting value and the data inside the RAM are maintained.

**DC:** When DC is 1, the character display is turned on.

**DS:** When DS is 1, the segment display is turned on. Bit DS can selectively display marks.


## Display Control Register 2 (R4)

**NC1/0:** Selects the display character in the horizontal direction. When performing a horizontal smooth scroll, set the number of display characters larger than the actual number of liquid crystal drive characters. When the frame frequency (cycle) is stable, the operation frequency is proportional to the display characters. Operation frequency must be suppressed by setting the number of display character as small as possible because the consumption current is proportional to the operation frequency. Refer to Oscillator for details.


**NL1/0:** Sets the number of display lines. Set the number of display lines larger than the duty drive ratio (DT1/0). Do not set 10 to these bits. Table 13 indicates the settings of the display lines.

**Table 14 Display Control Register 2 Setting**

Display Lines NL1/0	Display Characters: NC1/0		
	00	01	10
00	1-line 6 characters	1-line 20 characters	1-line 40 characters
01	2-line 6 characters	2-line 10 characters	2-line 20 characters
10	Setting is inhibited.		
11	4-line 6 characters	4-line 10 characters	4-line 10 characters



**Figure 10 Display Control Register 1**



**Figure 11 Display Control Register 2**

**Scroll Control Register 1 (R5)**

The scroll control register 1 (Figure 12) includes bits SN1, SN0, SL3, SL2, SL1, and SL0.

**SN1/0:** Selects the starting line to be displayed. When SN1/0 shows 00, display begins from the first line. When SN1/0 shows 01, 10, 11, display begins from the second, third, or fourth line, respectively. Use these bits within the display line setting (NL1/0). SN can be used to display a smooth scroll and DDRAM memory bank switching.


**SL0 to SL3:** Selects the scroll starting raster-row of the line set by the start display line (SL1/0). When these bits show 0000, a display line starting from the head raster-row (first raster-row) is displayed and can be set to 1100 (13th raster-row) showing the last raster-row. A vertical smooth scroll can be performed by sequentially incrementing the first raster-row. Refer to Vertical Smooth Scroll for details. Note that bits SL0 to SL3 that are set to a value above 1100 will not operate correctly.

**Scroll Control Register 2 (R6)**


The scroll control register 2 (Figure 13) includes bits PS1, PS0, SE4, SE3, SE2, and SE1.

**PS1/0:** Selects the partial smooth scroll mode. When PS1/0 bits are 00, all characters scroll horizontally across the display. When bits PS1/0 are 01, only the leftmost character is fixed and the remaining characters perform horizontal smooth scroll display. When bits PS1/0 are 10, the two leftmost bits, and when 11, the three leftmost characters are fixed and the remaining characters perform horizontal smooth scroll. Refer to Partial Smooth Scroll for details.

**SE1 to SE4:** These bits enable a dot scroll in display lines designated by scroll control register 3 (R7). When bit SE is 1, the first line is scrolled according to scroll control register 3 (R7). When SE2 is 1, the second line scrolls independently, when SE3 is 1, the third line scrolls independently, when SE4 is 1, the fourth line scrolls independently. Scrolling multiple lines at the same time is also possible.



**Figure 12 Scroll Control Register 1**



**Figure 13 Scroll Control Register 2**

## HD66730/HD66731

### Scroll Control Register 3 (R7)


The scroll control register 3 (Figure 14) includes bits SQ5, SQ4, SQ3, SQ2, SQ1, and SQ0.

**SQ0 to SQ5:** These bits designate the number of dots to be horizontally scrolled to the left on the panel. Horizontal smooth scroll can be performed for any number of dots between 1 and 48 inclusive by using the non-display DDRAM area. When these bits are 000000, scrolling is not performed. When these bits are 110000, 48 dots are scrolled to the left. If these bits are set to a value above 110000, 48 dots are still scrolled. Refer to Horizontal Smooth Scroll for details.


### RAM Address Register (R8)

The RAM address register (Figure15) initially contains the RAM address at which incrementation (decrementation) starts. RAM selection bits (RM1/0) in the entry mode register (R0) select which RAM to access (DDRAM/CGRAM/SEGRAM). When DDRAM (RM1/0 = 00) is selected, address allocation differs according to the number of display lines, but in all cases the most significant bit (RA7) is ignored. During a 1-line display (NL1/0 = 00), addresses H'00 to H'4F are allocated to that line. During a 2-line display, addresses H'00 to H'27 are allocated to the first line, and addresses H'40 to H'67 are allocated to the second line. During a 4-line display, addresses H'00 to H'13 are allocated to the first line, H'20 to H'33 to the second, H'40 to H'53 to the third, and H'60 to H'73 to the fourth. See Table 14.

When CGRAM (RM1/0 = 10) is selected, addresses H'00 to H'19 are allocated to the first character and addresses H'20 to H'39 are allocated to the second character, and so on (Table 15). The setting of addresses between characters (example: H'1A to H'1F) is ignored here. When SEGRAM is selected (RM1/0 = 11), addresses H'0 to H'F are allocated to the RAM and the upper four bits (R4 to R7) are ignored (Table 16).



**Figure 14 Scroll Control Register 3**



**Figure 15 RAM Address Register**

**Table 15 DDRAM Address Allocation**

<b>Displayed Lines</b>	<b>1-Line Display (NL1/0 = 00)</b>	<b>2-Line Display (NL1/0 = 01)</b>	<b>4-Line Display (NL1/0 = 00)</b>
First line	H'00 to H'4F	H'00 to H'27	H'00 to H'13
Second line	—	H'40 to H'67	H'20 to H'33
Third line	—	—	H'40 to H'53
Fourth line	—	—	H'60 to H'73

**Table 16 CGRAM Address Allocation**

<b>Displayed Character</b>	<b>CGRAM Address</b>
First character	H'00 to H'19
Second character	H'20 to H'39
Third character	H'40 to H'59
Fourth character	H'60 to H'79
Fifth character	H'80 to H'99
Sixth character	H'A0 to H'B9
Seventh character	H'C0 to H'D9
Eighth character	H'E0 to H'F9

**Table 17 SEGRAM Address Allocation**

<b>Displayed Segment</b>	<b>SEGRAM Address</b>
SEG1 to SEG6	H'0
SEG7 to SEG12	H'1
SEG13 to SEG18	H'2
SEG19 to SEG24	H'3
SEG25 to SEG30	H'4
SEG31 to SEG36	H'5
SEG37 to SEG42	H'6
SEG43 to SEG48	H'7
SEG49 to SEG54	H'8
SEG55 to SEG60	H'9
SEG61 to SEG66	H'A
SEG67 to SEG72	H'B
SEG73 to SEG78	H'C
SEG79 to SEG84	H'D
SEG85 to SEG90	H'E
SEG91 to SEG96	H'F

Note: SEG72 to SEG96 are driven by extension drivers.

---

## HD66730/HD66731

---


### RAM Data Register (R9)

This register (Figure 16) stores 8-bit data that is written to or read from the DDRAM, CGRAM, or SEGRAM at the address indicated by the RAM address counter (RAC). The RAM selection bit (RM1/0) selects the RAM (DDRAM, CGRAM, SEGRAM). After the said RAM is accessed, RAM address is automatically incremented (decremented) by 1 according to the I/D bit.


Note that RAM selection bits (RM1/0) and RAM address register (R8) must be set before reading. If not, the first data read is invalid. If read instructions continue to be executed, however, data will be read correctly from the second read.

### Test Register (RF)

This is a test register (Figure 17) and must be set to H'00 at all times. This register is automatically cleared (H'00) by reset input; however, it must be cleared by software after power-on if the reset pin is not used.



**Figure 16 RAM Data Register**



**Figure 17 Test Register**

Table 18 Instruction Registers

Reg. No.	Index (Hex)	Register	Code										Description	Execution Clock Cycle
			R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
IR	—	Index (IDR)	0	0	—	—	—	—	ID3	ID2	ID1	ID0	Designates the register number of the instruction register to access. ID = 0000: R0 to 1001: R9	12
SR	—	Status (STR)	1	0	BF	NF1	NF0	—	LF3	LF2	LF1	LF0	Indicates the busy flag (BF), display read line position (NF1/0), display read raster-row position(NL0 to NL3).	0
R0	0	Entry mode (EMR)	0	1	0	0	0	0	0	I/D	RM1	RM0	Designates RAM address in incrementation or decrementation (I/D) and RAM selection (RM1/0).	12
R1	1	Function set (FSR)	0	1	0	BST	EXT2	EXT1	DT1	DT0	0	DCL	Clears display (DCL) and initializes the DDRAM address. Selects duty drive ratio(DT1/0), enables extension driver (EXT2/1) and sets the booster operation on.	DCL = 1: 492 Other: 12
R2	2	Cursor control (CCR)	0	1	0	0	0	0	CHM	C	CM1	CM0	Designates cursor-on (C) and cursor display mode(CM1/0). Executes cursor home (CHM) instruction.	12
R3	3	Display control 1 (DCR1)	0	1	0	0	0	0	0	ST	DC	DS	Designates standby mode (ST), character display on (DC), and segment display on (DS).	12
R4	4	Display control 2 (DCR2)	0	1	0	0	NC1	NC0	0	0	NL1	NL0	Sets the number of display characters(NC1/0) and display lines(NL1/0).	12
R5	5	Scroll control 1 (SCR1)	0	1	0	SN1	SN0	0	SL3	SL2	SL1	SL0	Sets the display start line (SN1/0) and start raster-row (ST0 to ST3).	12
R6	6	Scroll control 2 (SCR2)	0	1	0	0	PS1	PS0	SE4	SE3	SE2	SE1	Designates partial scroll columns (PS1/0) and scroll display line enable(SE1 to SE4).	12
R7	7	Scroll control 3 (SCR3)	0	1	0	0	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Sets the number of dots to be scrolled (SQR0 to SQR5).	12

## HD66730/HD66731

**Table 18 Instruction Registers (cont)**

Reg. No.	Index (Hex)	Register	Code										Description	Execution Clock Cycle
			R/W	RS	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
R8	8	RAM address (RAR)	0	1	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	Resets the address address counter for DDRAM/CGRAM/SEGRAM. RAM is selected by RM1/0.	12
R9	9	RAM data (RDR)	0/1	1	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	Writes or reads data to and from DDRAM/CGRAM/SEGRAM. RAM is selected by RM1/0.	12
RF	F	Test (TSR)	0	1	0	0	0	0	0	0	0	0	This is a test register. Set 00 in this register.	12

Note: The execution time depends on the input or oscillation frequency.

- BF = 1: Internal processing being performed
- NF1/0: Position of display read line
- LF0 to LF3: Position of display read raster-row
- ID= 1: Address increment
- = 0: Address decrement
- RM1/0: RAM selection (00/01: DDRAM. (10: GGRAM, 11: SEGRAM)
- BST = 1: Booster on
- EXT2 = 1: Common driver extension enable
- EXT1 = 1: Segment driver extension enable
- DT1/0: Duty ratio (00: 1/14, 01: 1/27, 10: 1/40, 11: 1/53)
- DCL = 1: Executes display-clear instruction
- CHM = 1: Executes cursor-home instruction
- C = 1: Cursor on
- CM1/0: Designates cursor mode (00: 12th raster-row, 01: blinking, 10: white/black inverse)
- ST = 1: Standby mode
- DC = 1: Character display on
- DS = 1: Segment display on
- NC1/0: Sets the number of display characters (6 to 40 characters)
- NL1/0: Sets the number of display lines (00: 1 line, 01: 2 lines, 11: 4 lines)
- SN1/0: Designates the line to start displaying (00: first line, 01: second line, 10: third line, 11: fourth line)
- SL0 to SL3: Designates scroll starting raster-row(0000: first raster-row, 1100: 13th raster-row)
- PS1/0: Designates partial scroll (00: all columns scroll. 01: the leftmost column fixed, 10: the two leftmost columns fixed, 11: the three leftmost columns fixed)
- SE1 to SE4: Designates which line to scroll (SE = 1: enables the first line to be scrolled, etc.)
- SQ0 to SQ5: Number of dots to scroll (0 to 48 dots)
- RA0 to RA7: RAM address
- RD0 to RD7: RAM data

## **Reset Function**

The HD66730/1 is reset by setting the RESET pin to low level. During reset, the system performs next-control-register setting and executes instructions. The busy flag (BF) therefore indicates a busy state (BF = 1) at this time, which means that only the index register and status register can be accessed.

Display clear (DDRAM reset) is performed automatically by reset input. Since more than 1,000 clocks of execution cycles are needed to initialize the DDRAM, the reset period must be set to more than this number. Note that if the reset input conditions specified in Electrical Characteristics are not satisfied, the HD66730/1 will not operate correctly, and reset should be performed by software.

## **Initialization of Instruction Register Function**

### 1. Index Register: IR

The index register cannot be initialized by reset. After reset release, the index register must be set to access a control register.

### 2. Status register: SR

BF = 1: Busy state

### 3. Entry mode register: R0

I/D = 1: +1 (incrementation)

RM1/0 = 00: DDRAM selection

### 4. Function set register: R1

BST = 0: Booster off

EXT2/1 = 11: Driver extension enable

DT1/0 = 11: 1/53 duty drive

DCL = 1: Display-clear execution

Note: At least 1,000 clock cycles of execution time is needed to clear the DDRAM.



---

## HD66730/HD66731

---

5. Cursor control register: R2
  - CHM = 1: Cursor home execution
  - C = 0: Cursor display off
  - CM1/0 = 00: 12th raster-row cursor display mode
6. Display control register 1: R3
  - ST = 0: Standby mode clear
  - DC = 0: Character display off
  - DS = 0: Segment display off
7. Display control register 2: R4
  - NC1/0 = 00: 6-column display mode
  - NL1/0 = 00: 1-line display mode
8. Scroll control register 1: R5
  - SN1/0 = 00: Starts displaying from the first line.
  - SL3 to SL0 = 0000: Starts displaying from the first raster-row.
9. Scroll control register 2: R6
  - PS1/0 = 00: Partial scroll release
  - SE4 to SE1 = 0000: Disables dot scrolling for all lines.
10. Scroll control register 3: R7
  - SQ5 to SQ0 = 000000: Number of dots to be scrolled = 0
11. RAM address register: R8
  - RAM address register is automatically incremented during reset when display-clear is executed. Note that after reset is released, this register must be reset by software before accessing RAM.

**Initial Setting of Pin Functions**

## 1. Bus/serial interface

The input level of pin IM selects the 8-bit bus or serial interface. For an 8-bit bus interface, data is written into the index register or read from the status register according to the level of pin R/W. Note that pin RS must be held low during this time. For serial interface, data is written into the index register according to bit R/W. Note that bit RS must be 0 during this time. During reset, only the index register and status register can be set and RAM cannot be accessed.

## 2. LCD driver output

Since segment drivers (pins SEG1 to SEG71/119) are in a display-off state during reset, they output non-selective levels (V2/V3 level) during reset. At this time, a 4-line 6-character display alternates its current. Common drivers (pins COM1 to COM24/53 and COMS) output non-selective levels (V1/V4 level) during reset, and alternate its current for a 4-line 6-character display.

Note: Pins COM25/COMD of HD66730 are grounded (0V) during reset. When pin COM25 is used without expanding drivers to the common side, display may be performed using the liquid crystal drive voltage. In this case, adjust the liquid crystal voltage during reset.

## 3. Extension driver interface output (HD66730)

Since bits EXT2/1 are 11 during reset, extension is performed to both segment side and common side. Pin CL2 outputs the oscillation (operation) frequency clock. Pins CL1 and M output signals in a cycle corresponding to a 4-line 6-character display size. In addition, pins SEGD and COM25/COMD output low (ground level) since the display is turned off.

## 4. Booster output

The operation of the internal booster stops because bit BST becomes 0 during reset.

Note: The potential of pins V5OUT2 and V5OUT3 increases by about +0.7 V with respect to GND level when the booster stops. When using external polarized capacitors, make sure that no reverse bias occurs.

## HD66730/HD66731

### Interfacing to the MPU

The HD66730/1 enters 8-bit bus interface mode when the IM pin is set high. The HD66730/1 can interface with the MPU via an I/O port. Use the serial interface when there are restraints in the bus wiring width.

Instruction is executed when data is written into the control register. In this case, only the status register can be read (busy check, etc.). In this case, check the busy flag when accessing (polling), or insert an interval considering the execution time and perform the next access when the internal process has completely finished. The instruction execution time depends on the HD66730/1 operation frequency. When using the internal oscillation circuit of the HD66730/1, the instruction time will change as the oscillation frequency does. Figure 18 shows an example of an 8-bit data transfer timing sequence. Figure 19 shows an example of interface between HD66730/1 and 8-bit microcomputers.




Figure 18 Example of an 8-bit Data Transfer Timing Sequence




Figure 19 Example of Interfacing with 8-Bit Microcomputers

## **Transferring Serial Data**

The HD66730/1 enters serial interface mode when the IM pin is set low. A three-line clock-synchronous transfer method is used. The HD66730/1 receives serial input data (SID) and transmits serial output data (SOD) by synchronizing with a transfer clock (SCLK) sent from the master side.

When the HD66730/1 interfaces with several chips, chip select pin (CS\*) must be used. The transfer clock (SCLK) input is activated by making chip select (CS\*) low. In addition, the transfer counter of the HD66730/1 can be reset and serial transfer synchronized by making chip select (CS\*) high. Here, since the data which was being sent at reset is cleared, restart the transfer from the first bit of this data. In a minimum system where a single HD66730/1 interfaces to a single MPU, an interface can be constructed from the transfer clock (SCLK) and serial input data (SID). In this case, chip select (CS\*) should be fixed to low.


The transfer clock (SCLK) is independent of operational clock (CLK) of the HD66730/1. However, when several instructions are continuously transferred, the instruction execution time determined by the operational clock (CLK) (see Continuous Transfer) must be considered since the HD66730/1 does not have an internal transmit/receive buffer.

Figure 20 shows the basic procedure for transferring serial data. To begin with, transfer the start byte. By receiving five consecutive bits of 1 (synchronizing bit string) at the beginning of the start byte, the transfer counter of the HD66730/1 is reset and serial transfer is synchronized. The 2 bits following the synchronizing bit string (5 bits) specify transfer direction ( $R/\overline{W}$  bit) and register select (RS bit). Be sure to transfer 0 in the 8th bit.

After receiving the start byte, instructions are received and the data/busy flag is transmitted. When the transfer direction and register select remain the same, data can be continuously transmitted or received.

The transfer protocol is described in detail in the following.

# HD66730/HD66731



**Figure 20 Basic Procedure for Transferring Serial Data**

- Receiving (write)

After receiving the start synchronizing bit string, the R/W bit (= 0), and the RS bit in the start byte, an 8-bit instruction is received in 2 bytes: the lower 4 bits of the instruction are placed in the LSB of the first byte, and the higher 4 bits of the instruction are placed in the LSB of the second byte. Be sure to transfer 0 in the following 4 bits of each byte. When instructions are received with R/W bit and RS bit unchanged, continuous transfer is possible (see Continuous Transfer in the following).

- Transmitting (read)

After receiving the synchronizing bit string, the R/W bit (= 0), and the RS bit in the start byte, 8-bit read data is transmitted from pin SOD in the same way as receiving. When read data is transmitted with R/W bit and RS bit unchanged, continuous transfer is possible (see Continuous Transfer in the following).


The status register (SR) is read when the RS bit is 0. RAM data is read out when the RS bit is set to 1 after designating RAM data register (R9) with the index register (IR). Bits RM1/0 of entry mode register (R0) select the RAM. When reading RAM data, an interval longer than the RAM reading time must be taken after the start byte has been accepted and before the first data has been read out. During transmission (data output), the  $\overline{\text{SID}}$  input is continuously monitored for a start synchronizing bit string (1111). Once this has been detected, the  $\overline{\text{R/W}}$  and RS bits are received. Accordingly, 0 must always be input to  $\overline{\text{SID}}$  when transmitting data continuously.

- Continuous Transfer

When instructions are received with the R/W bit and RS bit unchanged, continuous receive is possible without inserting a start byte between instructions.

After receiving the last bit (the 8th bit in the 2nd byte) of an instruction, the system begins to execute it. To execute the next instruction, the instruction execution time of the HD66730/1 must be considered. If the last bit (the 8th bit in the 2nd byte) of the next instruction is received during execution of the previous instruction, the instruction will be ignored.

In addition, if the next unit of data is read before read execution of previous data is completed for RAM data, normal data is not sent. To transfer data normally, the busy flag must be checked. However, if the amount of wiring used for transmission needs to be reduced, or if the burden of polling on the CPU needs to be lightened, transfer can be performed without reading the busy flag. In this case, insert a transfer wait between instructions so that the current instruction has time to complete execution. Figure 21 shows the procedure for continuous data transfer.



**Figure 21 Procedure for Continuous Data Transfer**

**Combined Display of Full-Size and Half-Size Characters**

The HD66730/1 performs display from the left edge of the display combining 12-dot full-size (character size: 11 × 12 dots) and 6-dot half-size characters (character size: 6 × 12 dots). There will be a one-dot space between these fonts.

The most significant bit in the data (8 bits) in DDRAM is allocated to the designation bit indicating a full-size or half-size character. When this MSB is 0, the full-size character is selected, and when 1, the half-size character is selected.

When the full-size character is selected, 2 bytes of DDRAM are linked and used as a 16-bit code (Figure 22). In this case, the lower byte is written into the smaller DDRAM address. 12 bits of this 16-bit code are used as character codes. Up to 4096 character codes can be specified. In addition, two of the remaining four bits can be allocated to a display-attribute code and can designate white/black inverted display for individual characters (refer to Display Attribute Designation). Table 18 shows the relationship between the 16-bit designated JIS code and the HD66730/1 12-bit character code. 8-bit data designating half-size characters are used as an 8-bit code (Figure 23). Specifically, 7 bits of the 8-bit half-size characters become the character codes, so that a total of 128 characters can be displayed (alphanumeric characters and symbols can be displayed as half-size characters).

User fonts can be displayed using the CGRAM. Special symbols not included in the internal CGROM or the JIS Level-2 Kanji Set can be displayed as needed. Since the display font size of the CGRAM is 12 × 13 dots, CGRAM fonts can be displayed to the right, left, top or bottom, in order to be used to display double-size characters or graphics. Note that the display-attribute code (A1/A0) designation that is to be written into the DDRAM is ignored when the CGRAM is used. In this case, bits 6 and 7 in the CGRAM are used for display-attribute-code designation. Refer to CGRAM for details.

**Table 19 Relationship between JIS Codes and HD66730 Character Codes**

- JIS first byte code: b1 to b7 (7 bits)
- JIS second byte code: a1 to a7 (7 bits)
- CGRAM address for user fonts: u0 to u2 (3 bits)

JIS	Character Code Arrangement of HD66730														
	b7	b6	b5	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0
Non-kanji	0	1	0	a7	a6	b3	b2	b1	0	0	a5	a4	a3	a2	a1
Level 1 kanji	0	1	1	b7	b4	b3	b2	b1	a7	a6	a5	a4	a3	a2	a1
Level 1 kanji	1	0	0	b7	b4	b3	b2	b1	a7	a6	a5	a4	a3	a2	a1
User font	—	—	—	0	0	0	0	0	0	0	0	0	u2	u1	u0


Upper byte
Lower byte




---

## HD66730/HD66731

---



**Figure 22 Full-Size Character Codes**



**Figure 23 Half-Size Character Codes**

An example of displaying full-size and half-size characters together is described here.

Full-size character display conforms to JIS (16 bits). Perform code conversion (16 bits → 12 bits) according to the relationship between the 16-bit JIS code and the HD66730/1 12-bit character code and write two-byte character data to the DDRAM (write the lower byte to the smaller DDRAM address). The example is shown in Table 19. When displaying a half-size character, refer to Table 5 the HD66730/1 Half-size Font List and write one-byte character data into the DDRAM. The example is shown in Table 20.

Figure 24 shows how to set data to the DDRAM when performing a 2-line display and Figure 25 shows the resulting liquid crystal display.

**Table 20 Example of Full-Size Font Conversion**

Displayed Character	JIS Code (First/Second Byte)	Character Code (C11 to C0)
東	45/6C (Hex)	AEC (Hex)
京	35/7E (Hex)	2FE (Hex)
都	45/54 (Hex)	AD4 (Hex)
小	3E/2E (Hex)	72E (Hex)
平	4A/3F (Hex)	D3F (Hex)
市	3B/54 (Hex)	5D4 (Hex)
本	4B/5C (Hex)	DDC (Hex)
町	44/2E (Hex)	A2C (Hex)
の	24/4E (Hex)	A0E (Hex)

**Table 21 Example of Half-Size Font Code**

Display Character	Character Code (C0 to C11)
1	31 (Hex)
2	32 (Hex)
0	30 (Hex)
,	2C (Hex)
M	4D (Hex)
C	43 (Hex)

# HD66730/HD66731

0: Full-size designation  
1: Half-size designation

Address	00 (Hex)	01 (Hex)	02 (Hex)	03 (Hex)	04 (Hex)	05 (Hex)	06 (Hex)	07 (Hex)	08 (Hex)	09 (Hex)	0A (Hex)	0B (Hex)	---
1st-line data	1110	0000	1111	0000	1101	0000	0010	0000	0011	0000	1101	0000	---
	1100	1010	1110	0010	0100	1010	1110	0111	1111	1101	0100	0101	---
	東		京		都		小		平		市		

Address	40 (Hex)	41 (Hex)	42 (Hex)	43 (Hex)	44 (Hex)	45 (Hex)	46 (Hex)	47 (Hex)	48 (Hex)	49 (Hex)	4A (Hex)	4B (Hex)	---
2nd-line data	1101	0000	0010	0000	1011	0000	0000	1011	1011	1010	1100	1100	---
	1100	1101	1110	1010	0001	1110	1010	0010	0000	1100	1101	0011	---
	本		町		1		の		2		0 , M C		

Figure 24 Example of DDRAM Character Code (2-Line Display Mode)





Figure 25 Example of Liquid Crystal Display

**Display Attribute Designation**


The HD66730/1 allocates 12 bits of the full-size 16-bit code character to an abbreviated character code and 2 bits to a display-attribute code (Figure 26). White/black inverted display, blinking display, and white/black inverted blinking display can be designated for each full-size character (Table 21). Display attribute control is performed for a 12 × 13 dot matrix unit that includes a 11 × 12 dot full-size character and a column of dots to the right and a row of dots to the bottom (Figure 27). The blinking cycle for blinking display and white/black inverted blinking display is 64 frames. Blinking display is performed by changing the display pattern every 32 frames. Since the 8-bit code designated for half-size characters cannot accommodate a display attribute, they will always be displayed normally.

**Table 22 Display Attribute Designation**

<b>A1</b>	<b>A0</b>	<b>Display State</b>
0	0	Normal display
0	1	White/black inverted display
1	0	Blinking display
1	1	White/black inverted blinking display



**Figure 26 Full-Size Code Format**



**Figure 27 Setting Codes in the DDRAM and Display Examples**

## **Horizontal Smooth Scroll**

Data shown on the display can be scrolled horizontally to the left for a specified number of dots (Figure 28). The number of dots are set in scroll control register 3 (SCR3: R7), and the display lines to be scrolled are designated by the display line enable bits (SE1/SE2/SE3/SE4) in scroll control register 2 (SCR2: R6). Because the number of dots that can be set for scrolling here is 48, scrolling for more than this number can be achieved by shifting to the left by four characters of character code data in DDRAM for the scroll display line in question, rewriting the characters, and then scrolling again. When rewriting DDRAM while displaying characters, however, character output will momentarily breakdown, and the display may flicker. In this case, first check which display lines are currently being displayed by referring to NF1/0 (line 1 to the line 4) and display raster-rows LF0 to LF3 (raster-row 1 to raster-row 13) in the status register, and then rewrite a DDRAM line that is not being displayed. Keep in mind that scroll display line enable bits (SE1 to SE4) can be used to designate those display lines for which horizontal smooth scroll is desired.

In partial scroll, one to three leftmost characters on the display as specified by the partial scroll bits (PS1/0) of the scroll control register 2 (SCR: R6) are fixed and the remaining characters undergo a smooth scroll to perform partial smooth scroll.

When performing horizontal smooth scroll, the number of characters to be displayed (NC1/0: R4) must be at least 4 characters more than the number of characters actually displayed on the liquid crystal display. For example, set 10 or more display characters (NC1/0) for a single-chip 6-character display.




Figure 28 Example of Horizontal Smooth Scroll Display

Examples of Register Setting





Figure 29 Example of Executing Smooth Scroll to the Left



## HD66730/HD66731



**Figure 30 Example of Executing Smooth Scroll to the Right**

### Partial Smooth Scroll

Partial smooth scroll displays one to three leftmost characters as fixed while the remaining ones undergo a horizontal smooth scroll in the left and right direction. Specifically, the number of leftmost characters to be fixed is specified by the partial scroll bits (PS1/0) in the scroll control register 2 (SCR2: R6). For example, when bits PS1/0 are 10, the two leftmost characters are fixed; when 11, the three leftmost characters are fixed.

Although half-size characters can be displayed in a fixed display area, they must be displayed in even-numbered groups of two, four or six characters. Figure 31 shows an example of smooth scroll performed in a display when bits PS1/0 are set to 10. The two leftmost characters (住所) are displayed as fixed, and the remaining four characters undergo a smooth scroll.




Figure 31 Example of Partial Smooth Scroll Display

## **Vertical Smooth Scroll**

Vertical smooth scroll up and down can be performed by setting the number of display lines (NL1/0: R4) to a value greater than the actual number of liquid crystal display lines, which can be set by the duty drive ratio (DT1/0: R1) to 1/14 (1-line display), 1/27 (2-line display), 1/40 (3-line display), or 1/53 (4-line display). The display line setting (NL1/0: R4), which controls the display, can select 1-line display mode, 2-line display mode, or 4-line display mode.

For example, to perform normal vertical smooth scroll for a 3-line liquid crystal display with a duty ratio of 1/40, set the number of display lines (NL1/0: R4) to 4 lines. Note that if vertical smooth scroll is performed when the number of actual liquid display lines is the same as the number of set display lines, the display line that has scrolled out of the display will appear again from the bottom (or the top) (this function is called lap-around). In a 4-line crystal liquid display, only the lap-around function can be performed. Vertical smooth scroll is controlled by incrementing or decrementing the display line (SN1/0), which indicates which line to start from, and the display raster-row (SL0 to SL3). For example, when performing smooth scroll up, the display raster-row (SL0 to SL3) is incremented from 0000 to 1100 in order to scroll 12 raster-rows. Moreover, by incrementing the display line (SN1/0) and then incrementing the display raster-row from 0000 to 1100 again, a total of 25 raster-rows can be scrolled. Since the DDRAM is only 80 bytes, its data must be rewritten when performing continuous scroll exceeding this capacity.




Figure 32 Example of Vertical Smooth Scroll Display

## HD66730/HD66731

### Examples of Register Setting (2-Line Liquid Crystal Drive: DT1/0 = 01, 4-Line Display Mode: NL1/0 = 11)




Figure 33 Example of Performing Smooth Scroll Up




Figure 34 Example of Performing Smooth Scroll Down

---

## HD66730/HD66731

---

### Extension Driver LSI Interface (HD66730)

The HD66730 can interface with extension drivers using extension driver interface signals CL1, CL2, D, and M output from the HD66730, increasing the number of display characters (Figure 35). Although the liquid crystal driver voltage that drives the booster of the HD66730 can also be used as the driver power supply of extension drivers, the output voltage drop of the booster increases as the load of the booster increases.




Figure 35 HD66730 and Extension Driver LSI Connection

## Interfacing with the Liquid Crystal Panel

By connecting the HD66730 to extension drivers, the display can be expanded up to a 1-line/40-character, 2-line/20-character, or a 4-line/10-character display configuration. Bits DT1/0 set the duty drive ratio and bits NC1/0 set the number of characters per line. In addition, bits NL1/0 sets the number of display lines during display read control. Table 22 shows the relationship between the number of characters actually displayed on the liquid crystal panel and the corresponding number of extension drivers needed.

**Table 23 Relationship between the Number of Liquid Crystal Display Characters and Extension Drivers**

Display Lines	Number of Display Characters per Line						Duty Drive
	6 Characters	10 Characters	12 Characters	16 Characters	20 Characters	40 Characters	
1 line	(0/0)	(2/0)	(2/0)	(3/0)	(5/0)	(11/0)	1/14
2 lines	(0/0)	(2/0)	(2/0)	(3/0)	(5/0)	Display disabled	1/27
3 lines	(0/1)	(2/1)	Display disabled	Display disabled	Display disabled	Display disabled	1/40
4 lines	(0/1)	(2/1)	Display disabled	Display disabled	Display disabled	Display disabled	1/53


- Notes:
1. Numbers in parentheses = (number of extension segment drivers/number of common drivers)
  2. This is an example when using the 40 output extension drivers, and when  $N_h$  represents display characters and  $N_d$  extension driver outputs, the number of extension drivers needed can generally be calculated as follows:  

$$[\text{Number of extension drivers}] = (12 * N_h - 71 - 1)/N_d \uparrow$$
  3. The right-edge segment (space between characters) is not displayed in 6-character or 16-character display.
  4. Horizontal smooth scroll cannot be performed during an 1-line/40-character, 2-line/20-character, 3-line/10-character, or 4-line/10-character display.




# HD66730/HD66731

## Example of Interfacing with a 1-Line Display Panel



**Figure 36 Example of 1-Line/6-Character + 71-Segment Display (Using 1/14 Duty)**



**Figure 37 Example of 1-Line/12-Character + 71-Segment Display (Using 1/27 Duty)**

Example of Interfacing with a 2-Line Display Panel




Figure 38 Example of 2-Line/6-Character + 71-Segment Display (Using 1/27 Duty)





Figure 39 Example of 3-Line/6-Character + 72-Segment Display (Using 1/40 Duty)

Interfacing between HD66730 and HD66002



Notes: 1. The resistance of R depends on the type of the LCD panel used (Usually 2 kΩ to 10 kΩ).  
 2. To stabilize the power supply, place two 0.1-μF capacitors near each LCD driver: one between the V<sub>CC</sub> and GND pins, and the other between the V<sub>CC</sub> and V<sub>EE</sub>.

Figure 40 Example of Display Extension Circuit


---

## HD66730/HD66731

---

### Oscillator


Figure 41 shows the optimal value of the oscillation frequency or the external clock frequency depends on the duty drive ratio setting (DT1/0), number of display lines (NL1/0), and the number of display characters (NC1/0) in the HD66730/1. The oscillation frequency or the external clock frequency must be adjusted according to the frame frequency of the liquid crystal drive.



**Figure 41 Oscillator Connections**

**Relationship between the Oscillation Frequency and the Liquid Crystal Display Frame Frequency**

Figures 42 to 45 and Tables 24 to 27 show the oscillation frequency and the external clock frequency for various register settings when the frame frequency is 80 Hz.



**Figure 42 Frame Frequency (1/14 Duty Cycle)**

## HD66730/HD66731

**Table 24 1/14 Duty Drive**

<b>Number of Display Lines: (NL1/0 Set Value):</b>	<b>1-Line Display (00)</b>		
	Number of display characters	6 characters	20 characters
(NC1/0 set value)	(00)	(01)	(11)
1-line selection period (dot)	72 dots	240 dots	480 dots
Number of dots per screen (dot)	1008 dots	3360 dots	6720 dots
Oscillation frequency (kHz)*	70	235	475

<b>Number of Display Lines: (NL1/0 Set Value):</b>	<b>2-line Display (01)</b>		
	Number of display characters	6 characters	20 characters
(NC1/0 set value)	(00)	(01)	(11)
1-line selection period (dot)	72 dots	120 dots	240 dots
Number of dots per screen (dot)	1008 dots	1680 dots	3360 dots
Oscillation frequency (kHz)*	70	120	235

<b>Number of Display Lines: (NL1/0 Set Value):</b>	<b>4-Line Display (11)</b>	
	Number of display characters	6 characters
(NC1/0 set value)	(00)	(01)
1-line selection period (dot)	72 dots	120 dots
Number of dots per screen (dot)	1008 dots	1680 dots
Oscillation frequency (kHz)*	70	120

Note: \* The frequencies in Table 23 are examples when the frame frequency is set to 70 Hz. Adjust the oscillation frequency so that a optimum frame frequency can be obtained.

1/27 Duty Cycle (DT1/0 = 01: 2-Line Drive)




Figure 43 Frame Frequency (1/27 Duty Cycle)

Table 25 1/27 Duty Drive

Number of Display Lines: (NL1/0 Set Value):	2-Line Display (01)		
Number of display characters	6 characters	10 characters	20 characters
(NC1/0 set value)	(00)	(01)	(11)
1-line selection period (dot)	72 dots	120 dots	240 dots
Number of dots per screen (dot)	1944 dots	3240 dots	6480 dots
Oscillation frequency (kHz)*	135	225	475


Number of Display Lines: (NL1/0 Set Value):	4-Line Display (11)	
Number of display characters	6 characters	10 characters
(NC1/0 set value)	(00)	(01)
1-line selection period (dot)	72 dots	120 dots
Number of dots per screen (dot)	1944 dots	3240 dots
Oscillation frequency (kHz)*	135	225

Note: \* The frequencies in Table 24 are examples when the frame frequency is set to 70 Hz. Adjust the oscillation frequency so that an optimum frame frequency can be obtained.



## HD66730/HD66731

### 1/40 Duty Cycle (DT1/0 = 10: 3-Line Drive)




**Figure 44 Frame Frequency (1/40 Duty Cycle)**

**Table 26 1/40 Duty Drive**

Number of Display Lines: (NL1/0 set value):	4-Line Display (11)	
Number of display characters	6 characters	10 characters
(NC1/0 set value)	(00)	(01)
1-line selection period (dot)	72 dots	120 dots
Number of dots per screen (dot)	2880 dots	4800 dots
Oscillation frequency (kHz)*	200	335

Note: \* The frequencies in Table 25 are examples when the frame frequency is set to 70 Hz. Adjust the oscillation frequency so that an optimum frame frequency can be obtained.

**1/53 Duty Cycle (DT1/0 = 11: 4-Line Drive)**



**Figure 45 Frame Frequency (1/53 Duty Cycle)**

**Table 27 1/53 Duty Drive**

Number of Display Lines: (NL1/0 Setting Value):	4-line Display (11)	
	(00)	(01)
Number of display characters	6 characters	10 characters
(NC1/0 setting value)	(00)	(01)
1-line selection period (dot)	72 dots	120 dots
Number of dots per screen (dot)	3816 dots	6360 dots
Oscillation frequency (kHz)*	265	445

Note: \* The frequencies in Table 26 are examples when the frame frequency is to 80 Hz. Adjust the oscillation frequency so that an optimum frame frequency can be obtained.

## HD66730/HD66731

### Power Supply for Liquid Crystal Display Drive

The HD66730/1 incorporates a booster for raising the LCD voltage two or three times that of the reference voltage input below  $V_{CC}$  (Figure 48). A two or three times boosted voltage can be obtained by externally attaching two or three 1- $\mu$ F capacitors.


If the LCD panel is large and needs a large amount of drive current, the values of bleeder resistors that generate the V1 to V5 potential are made smaller. However, the load current in the booster and the voltage drop increases in this case.

We recommend setting the resistance value of each bleeder larger than 4.7 k $\Omega$  and to hold down the DC load current to 0.4 mA if using a booster circuit. An external power supply should supply LCD voltage if the DC load current exceeds 0.7 mA (Figure 49). Refer to Electrical Characteristics showing the relationship between the load current and booster voltage output. Table 27 shows the duty factor and bleeder resistor value for power supply for liquid crystal display drive.

**Table 28 Duty Factor and Bleeder Resistor Value for Power Supply for Liquid Crystal Display Drive**

Item	Data			
	1	2	3	4
Drive lines (DT1/0 setting value)	1	2	3	4
Duty factor	1/14	1/27	1/40	1/53
Bias	1/4.7	1/6.2	1/7.3	1/8.3
Bleeder resistance value	R1	R	R	R
	R0	R*0.7	R*2.2	R*3.3

Note: \* R changes depending on the size of a liquid crystal panel. Normally, R must be 4.7 k $\Omega$  to 20 k $\Omega$ . Adjust R to the optimum value with the consumption current and display picture quality.



**Figure 46 Example of Power Supply for Liquid Crystal Display Drive (with External Power Supply)**






Figure 47 Example of Power Supply for Liquid Crystal Display Drive (with Internal Booster)



**Figure 48 Example of Power Supply for Low Power Consumption**



**Figure 49 Example of Temperature Compensation Circuit**

**Absolute Maximum Ratings (HD66730)\***

Item	Symbol	Value	Unit	Notes
Power supply voltage (1)	$V_{CC}$	-0.3 to +7.0	V	1
Power supply voltage (2)	$V_{CC}-V_5$	-0.3 to +17.0	V	1, 2
Input voltage	$V_t$	-0.3 to $V_{CC} + 0.3$	V	1
Operating temperature	$T_{opr}$	-30 to +75	°C	
Storage temperature	$T_{stg}$	-55 to +125	°C	4

Note: \* If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

**Absolute Maximum Ratings (HD66731)\***

Item	Symbol	Value	Unit	Notes
Power supply voltage (1)	$V_{CC}$	-0.3 to +7.0	V	1
Power supply voltage (2)	$V_{CC}-V_5$	-0.3 to +17.0	V	1, 2
Input voltage	$V_t$	-0.3 to $V_{CC} + 0.3$	V	1
Operating temperature	$T_{opr}$	-40 to +85	°C	
Storage temperature	$T_{stg}$	-55 to +110	°C	4

Note: \* If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

## HD66730/HD66731

### DC Characteristics ( $V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}$ , $T_a = -30 \text{ to } +75^\circ\text{C}^{*3}$ )

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Notes
Input high voltage (1) (except OSC1)	VIH1	$0.7V_{CC}$	—	$V_{CC}$	V		5, 6
Input low voltage (1) (except OSC1)	VIL1	-0.3	—	$0.2V_{CC}$	V	$V_{CC} = 2.4 \text{ to } 3.0\text{V}$	5, 6
		-0.3	—	0.6	V	$V_{CC} = 3.0 \text{ to } 4.5\text{V}$	
Input high voltage (2) (OSC1)	VIH2	$0.7V_{CC}$	—	$V_{CC}$	V		15
Input low voltage (2) (OSC1)	VIL2	—	—	$0.2V_{CC}$	V		15
Output high voltage (1) (D0–D7)	VOH1	$0.75V_{CC}$	—	—	V	$-I_{OH} = 0.1 \text{ mA}$	7
Output low voltage (1) (D0–D7)	VOL1	—	—	$0.2V_{CC}$	V	$I_{OL} = 0.1 \text{ mA}$	7
Output high voltage (2) (except D0–D7)	VOH2	$0.8V_{CC}$	—	—	V	$-I_{OH} = 0.04 \text{ mA}$	8
Output low voltage (2) (except D0–D7)	VOL2	—	—	$0.2V_{CC}$	V	$I_{OL} = 0.04 \text{ mA}$	8
Driver ON resistance (COM)	$R_{COM}$	—	2	20	$k\Omega$	$\pm I_d = 0.05 \text{ mA}$ , VLCD = 4V	13
Driver ON resistance (SEG)	$R_{SEG}$	—	2	30	$k\Omega$	$\pm I_d = 0.05 \text{ mA}$ , VLCD = 4V	13
I/O leakage current	$I_{LI}$	-1	—	1	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{CC}$	9
Pull-up MOS current (RESET* pin)	$-I_p$	5	50	120	$\mu\text{A}$	$V_{CC} = 3\text{V}$ $V_{IN} = 0\text{V}$	
Power supply current	$I_{CC1}$	—	150	300	$\mu\text{A}$	$R_f$ oscillation, external clock $V_{CC} = 3\text{V}$ , $f_{OSC} = 215 \text{ kHz}$	10, 14
	$I_{CC2}$	—	25	—	$\mu\text{A}$	Sleep mode $V_{CC} = 3\text{V}$ $f_{OSC} = 215 \text{ kHz}$	
LCD voltage	VLCD	3.0	—	15.0	V	$V_{CC}-V_5$	16

**Booster Characteristics**

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Notes*
Output voltage (V5OUT2 pin)	VUP2	8.2	8.9	—	V	$V_{CC} = V_{Ci} = 4.5V$ , $I_o = 0.25\text{ mA}$ , $C = 1\ \mu\text{F}$ , $f_{OSC} = 215\text{ kHz}$ , $T_a = 25^\circ\text{C}$	18
Output voltage (V5OUT3 pin)	VUP3	7.2	7.8	—	V	$V_{CC} = V_{Ci} = 2.7V$ , $I_o = 0.25\text{ mA}$ , $C = 1\ \mu\text{F}$ , $f_{OSC} = 215\text{ kHz}$ , $T_a = 25^\circ\text{C}$	18
Input voltage	V <sub>Ci</sub>	1.0	—	5.0	V	$V_{Ci} \leq V_{CC}$	18, 19

**AC Characteristics ( $V_{CC} = 2.4V$  to  $5.5V$ ,  $T_a = -30$  to  $+75^\circ\text{C}^{*3}$ )**
**Clock Characteristics ( $V_{CC} = 2.7\text{ V}$  to  $5.5\text{ V}$ ,  $T_a = -30$  to  $+75^\circ\text{C}^{*3}$ )**

Item		Symbol	Min	Typ	Max	Unit	Test Condition	Notes*
External clock operation	External clock frequency	$f_{cp}$	80	215	350	kHz	$V_{CC} = 2.4$ to $2.7V$	11
			80	215	550		$V_{CC} = 2.7$ to $5.5V$	
	External clock duty	Duty	45	50	55	%		
	External clock rise time	$t_{rqp}$	—	—	0.2	$\mu\text{s}$		
	External clock fall time	$t_{rqp}$	—	—	0.2	$\mu\text{s}$		
$R_f$ oscillation	Clock oscillation frequency (HD66730)	$f_{OSC}$	110	150	200	kHz	$R_f = 150\text{ k}\Omega$ , $V_{CC} = 3V$	12
	Clock oscillation frequency (HD66731)	$f_{OSC}$	150	215	275		$R_f = 91\text{ k}\Omega$ , $V_{CC} = 3V$	



## HD66730/HD66731

### System Interface Timing Characteristics (1) ( $V_{CC} = 2.4V$ to $4.5V$ , $T_a = -30$ to $+75^{\circ}C^{*3}$ )

#### Bus Write Operation

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Enable cycle time	$t_{CYCE}$	500	—	—	ns	Figure 50
Enable pulse width (high level)	$PW_{EH}$	250	—	—		$V_{CC} = 2.4$ to $3.0V$
		150	—	—		$V_{CC} = 3.0$ to $4.5V$
Enable rise/fall time	$t_{Er}, t_{Ef}$	—	—	20		Figure 50
Address set-up time (RS, R/W to E)	$t_{AS}$	80	—	—		
Address hold time	$t_{AH}$	20	—	—		
Data set-up time	$t_{DSW}$	140	—	—		
Data hold time	$t_H$	30	—	—		

#### Bus Read Operation

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Enable cycle time	$t_{CYCE}$	1000	—	—	ns	Figure 51
Enable pulse width (high level)	$PW_{EH}$	450	—	—		
Enable rise/fall time	$t_{Er}, t_{Ef}$	—	—	25		
Address set-up time (RS, R/W to E)	$t_{AS}$	60	—	—		
Address hold time	$t_{AH}$	20	—	—		
Data delay time	$t_{DDR}$	—	—	360		
Data hold time	$t_{DHR}$	5	—	—		

#### Serial Interface Operation

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Serial clock cycle time	$t_{SCYC}$	1	—	20	$\mu s$	Figure 52
Serial clock (high level width)	$t_{SCH}$	400	—	—	ns	
Serial clock (low level width)	$t_{SCL}$	400	—	—		
Serial clock rise/fall time	$t_{scr}, t_{scf}$	—	—	50		
Chip select set-up time	$t_{CSU}$	60	—	—		
Chip select hold time	$t_{CH}$	200	—	—		
Serial input data set-up time	$t_{SISU}$	200	—	—		
Serial input data hold time	$t_{SIH}$	200	—	—		
Serial output data delay time	$t_{SOD}$	—	—	360		
Serial output data hold time	$t_{SOH}$	5	—	—		

**System Interface Timing Characteristics (2) ( $V_{CC} = 4.5V$  to  $5.5V$ ,  
 $T_a = -30$  to  $+75^{\circ}C^{*3}$ )**
**Bus Write Operation**

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Enable cycle time	$t_{CYCE}$	500	—	—	ns	Figure 50
Enable pulse width (high level)	$PW_{EH}$	150	—	—		
Enable rise/fall time	$t_{Er}, t_{Ef}$	—	—	20		
Address set-up time (RS, R/W to E)	$t_{AS}$	40	—	—		
Address hold time	$t_{AH}$	30	—	—		
Data set-up time	$t_{DSW}$	80	—	—		
Data hold time	$t_H$	30	—	—		

**Bus Read Operation**

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Enable cycle time	$t_{CYCE}$	500	—	—	ns	Figure 51
Enable pulse width (high level)	$PW_{EH}$	230	—	—		
Enable rise/fall time	$t_{Er}, t_{Ef}$	—	—	20		
Address set-up time (RS, R/W to E)	$t_{AS}$	40	—	—		
Address hold time	$t_{AH}$	30	—	—		
Data delay time	$t_{DDR}$	—	—	160		
Data hold time	$t_{DHR}$	5	—	—		

**Serial Interface Sequence**

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Serial clock cycle time	$t_{SCYC}$	0.5	—	20	$\mu s$	Figure 52
Serial clock (high level width)	$t_{SCH}$	200	—	—	ns	
Serial clock (low level width)	$t_{SCL}$	200	—	—		
Serial clock rise/fall time	$t_{scr}, t_{scf}$	—	—	50		
Chip select set-up time	$t_{CSU}$	60	—	—		
Chip select hold time	$t_{CH}$	100	—	—		
Serial input data set-up time	$t_{SISU}$	100	—	—		
Serial input data hold time	$t_{SIH}$	100	—	—		
Serial output data delay time	$t_{SOD}$	—	—	160		
Serial output data hold time	$t_{SOH}$	5	—	—		

---

## HD66730/HD66731

---

### HD66730 Segment Extension Signal Timing Characteristics ( $V_{CC} = 2.4V$ to $5.5V$ , $T_a = -30$ to $+75^\circ C^{*3}$ )

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Clock pulse width	High level	$t_{CWH}$	800	—	—	ns	Figure 53
	Low level	$t_{CWL}$	800	—	—		
Clock set-up time		$t_{CSU}$	500	—	—		
Data set-up time		$t_{SU}$	300	—	—		
Data hold time		$t_{DH}$	300	—	—		
M delay time		$t_{DM}$	-1000	—	1000		
COMD set-up time		$t_{DSU}$	300				
Clock rise/fall time	COMD	$t_{cl1}$	—	—	700		
	Pins except COMD	$t_{cl2}$	—	—	200		

---


### Reset Timing Characteristics ( $V_{CC} = 2.4V$ to $5.5V$ , $T_a = -30$ to $+75^\circ C^{*3}$ )

Item		Symbol	Min	Typ	Max	Unit	Test Condition
Reset low-level width		$t_{RES}$	10	—	—	ms	Figure 54


---

**Electrical Characteristics Notes**

1. All voltage values are referred to GND = 0V. If the LSI is used above the absolute maximum ratings, it may become permanently damaged. Using the LSI within the electrical characteristic is strongly recommended to ensure normal operation. If these electrical characteristic are exceeded, the LSI may malfunction or exhibit poor reliability.
2.  $V_{CC} \geq V_5$  must be maintained. When the COM25/COMD pin is used as a extention driver interface signal (COMD),  $GND \geq V_5$  must be maintained.
3. For die products, specified at 75°C.
4. For die products, specified by the die shipment specification.
5. The following four circuits are I/O pin configurations except for liquid crystal display output.



I/O Pin  
Pins: DB0/SOD to DB7




6. Applies to input pins and I/O pins, excluding the OSC1 pin.
7. Applies to I/O pins.
8. Applies to output pins of HD66730.
9. Current flowing through pull-up MOSs, excluding output drive MOSs.



## HD66730/HD66731

10. Input/output current is excluded. When input is at an intermediate level with CMOS, the excessive current flows through the input circuit to the power supply. To avoid this from happening, the input level must be fixed high or low.

11. Applies only to external clock operation.




12. Applies only to the internal oscillator operation using oscillation resistor  $R_f$ .



13. RCOM is the resistance between the power supply pins ( $V_{CC}$ , V1, V4, V5) and each common signal pin (COM0 to COM25/COM53).

RSEG is the resistance between the power supply pins ( $V_{CC}$ , V2, V3, V5) and each segment signal pin (SEG1 to SEG71/SEG119).

14. The following graphs show the relationship between operation frequency and current consumption (referential data).




15. Applies to the OSC1 pin.

16. Each COM and SEG output voltage is within  $\pm 0.15V$  of the LCD voltage ( $V_{CC}$ , V1, V2, V3, V4, V5) when there is no load.

17. The TEST pin must be fixed to ground, and the IM pin must also be connected to  $V_{CC}$  or ground.


18. Booster characteristics test circuits are shown below.




# HD66730/HD66731

$$VUP2 = V_{CC} - V5OUT2 \quad VUP3 = V_{CC} - V5OUT3$$

(i) VUP2, VUP3 vs Vci




Test condition : Vci=V<sub>CC</sub>, f<sub>cp</sub>=140kHz, Ta=25°C




Test condition : Vci=V<sub>CC</sub>, f<sub>cp</sub>=140kHz, Ta=25°C

(ii) VUP2, VUP3 vs Ta




Test condition : Vci=V<sub>CC</sub>=4.5V, R<sub>f</sub>=180kΩ, I<sub>O</sub>=0.1mA




Test condition : Vci=V<sub>CC</sub>=2.7V, R<sub>f</sub>=150kΩ, I<sub>O</sub>=0.1mA

(iii) VUP2, VUP3 vs Capacitance




Test condition : Vci=V<sub>CC</sub>=4.5V, R<sub>f</sub>=180kΩ, I<sub>O</sub>=0.1mA




Test condition : Vci=V<sub>CC</sub>=2.7V, R<sub>f</sub>=150kΩ, I<sub>O</sub>=0.1mA

(iv) VUP2, VUP3 vs I<sub>O</sub>




Test condition : Vci=V<sub>CC</sub>=4.5V, R<sub>f</sub>=180kΩ, Ta=25°C




Test condition : Vci=V<sub>CC</sub>=2.7V, R<sub>f</sub>=150kΩ, Ta=25°C

19. Vci ≤ V<sub>CC</sub> must be maintained.


**Load Circuits****AC Characteristics Test Load Circuits**



**Timing Characteristics**



**Figure 50 Bus Write Operation**



**Figure 51 Bus Read Operation**




Figure 52 Serial Interface Timing




Figure 53 Interface Timing with Extension Driver

## HD66730/HD66731




Figure 54 Reset Timing




Figure 55 Power Supply Sequence