

May 2010

FAN6753 Highly Integrated Green-Mode PWM Controller

Features

- High-Voltage Startup
- Low Operating Current: 2.7mA
- Adaptive Decreasing PWM Frequency to 22KHz
- Built-in Full-Range Frequency Hopping to Reduce EMI Emission
- Fixed PWM Frequency: 65KHz
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking (LEB)
- Synchronized Slope Compensation
- Internal Auto-Recovery Open-Loop Protection
- GATE Output Maximum Voltage Clamp: 18V
- V_{DD} Under-Voltage Lockout (UVLO)
- V_{DD} Over-Voltage Protection (OVP), Auto Recovery / Latch for Option
- Internal Auto-Recovery Sense Short-Circuit Protection for Option
- Constant Power Limit (Full AC Input Range)
- Internal OTP Sensor with Hysteresis
- Built-in 5ms Soft-Start Function
- Built-in LATCH Pin Pull HIGH (> 5.2V) Latch Function

Applications

General-purpose switch-mode power supplies and flyback power converters, including:

- Power Adapters
- Open-Frame SMPS

Description

The highly integrated FAN6753 PWM controller provides several features to enhance the performance of flyback converters.

To minimize standby power consumption, a proprietary adaptive green-mode function provides frequency modulation at light-load conditions. To avoid acousticnoise problems, the minimum PWM frequency is set above 22KHz. This green-mode function enables the power supply to meet international power conservation requirements. With the internal high-voltage startup circuitry, the power loss due to bleeding resistors is also eliminated. To further reduce power consumption, FAN6753 is manufactured using the BiCMOS process, which allows an operating current of only 2.7mA.

FAN6753 integrates a full-range frequency-hopping function internally that helps reduce EMI emission of a power supply with minimum line filters. Its built-in synchronized slope compensation achieves stable peak-current-mode control. The proprietary internal line compensation ensures constant output power limit over a wide AC input voltage range, from 90V_{AC} to 264V_{AC}.


FAN6753 provides many protection functions. In addition to cycle-by-cycle current limiting, the internal open-loop protection circuit ensures safety should an open-loop or output short-circuit failure occur. PWM output is disabled until V_{DD} drops below the UVLO lower limit, when the controller starts up again. As long as V_{DD} exceeds ~26V, the internal OVP circuit is triggered.

Available in the 8-pin SOP and DIP packages.

Ordering Information

| Part Number | Operating Temperature Range | Package | Packing Method |
|-------------|--------------------------------|-------------------------------|----------------|
| FAN6753MY | -40°C to +105°C | 8-Lead, Small Outline Package | Tape & Reel |
| FAN6753NY | -40°C to +105°C | 8-Lead, Dual In-Line Package | Tube |

Marking Information



F: Fairchild Logo

Z: Plant Code

X: 1-Digit Year Code

Y: 1-Digit Week Code

TT: 2-Digit Die Run Code

T: Package Type (M:SOP, N:DIP)

P: Y=Green Package

M: Manufacture Flow Code

Figure 1. Top Mark

Pin Configuration




Figure 2. Pin Configuration (Top View)

Pin Definitions

| Pin# | Name | Description | | | |
|------|----------|---|--|--|--|
| | | For external latch circuit used. When V _{LATCHth} > 5.2V and after 100µs, IC is latched off. | | | |
| 1 | LATCH | 10K Ω to GND is recommended. Internal has a sourcing current of 100 μ A (I _{LATCH}), 100 μ A ×10K Ω . The voltage on this pin is 1V (under V _{LATCHth} =5.2V). | | | |
| 2 | FB | The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal on this pin and the current-sense signal on the SENSE pin. | | | |
| 3 | SENSE | Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting. | | | |
| 4 | GND | Ground. | | | |
| 5 | GATE | The totem-pole output driver. Soft-driving waveform is implemented for improved EMI. | | | |
| 6 | V_{DD} | Power supply. The internal protection circuit disables PWM output as long as V_{DD} exceeds the OVP trigger point. | | | |
| 7 | NC | No connection. | | | |
| 8 | HV | For startup, this pin is pulled HIGH to the line input or bulk capacitor via resistors. | | | |

Application Diagram




Figure 3. Typical Application

Internal Block Diagram




Figure 4. Functional Block Diagram

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | | | Max. | Unit |
|--------------------|---|--|------|------|------|
| V_{DD} | DC Supply Voltage ^(1, 2) | | | 30 | V |
| V_{FB} | FB Pin Input Voltage | | -0.3 | 7.0 | V |
| V _{SENSE} | SENSE Pin Input Voltage | | -0.3 | 7.0 | V |
| V_{LATCH} | LATCH Pin Input Voltage | | -0.3 | 7.0 | ٧ |
| V_{HV} | HV Pin Input Voltage | | | 500 | V |
| P _D | Power Dissipation (T _A <50°C) | | | 400 | mW |
| Θ_{JA} | Thermal Resistance (Junction-to-Air) | | | 141 | °C/W |
| TJ | Operating Junction Temperature | | | +125 | °C |
| T _{STG} | Storage Temperature Range | | | +150 | °C |
| TL | Lead Temperature (Wave Soldering or IR, 10 Seconds) | | | +260 | °C |
| ESD | Electrostatic Discharge Capability | Human Body Model, JEDEC:JESD22-A114 | | 5.5 | kV |
| ESD | | Charged Device Model, JEDEC:JESD22-C101 | | 1500 | V |

Notes:

- 1. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- 2. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device

Electrical Characteristics

 V_{DD} =15V and T_A =25°C unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|-------------------------|--|--|------|------|------|-------|
| V _{DD} Section | | | • | • | • | • |
| V _{OP} | Continuously Operating Voltage | | | | 22 | V |
| V_{DD-ON} | Start Threshold Voltage | | 14.5 | 15.5 | 16.5 | V |
| $V_{DD\text{-}OFF}$ | Minimum Operating Voltage | | 8.5 | 9.5 | 10.5 | V |
| I _{DD-ST} | Startup Current | V _{DD-ON} – 0.16V | | | 30 | μA |
| I _{DD-OP} | Operating Supply Current | V _{DD} =15V, GATE Open | | 2.7 | 3.7 | mA |
| I _{DD-OLP} | Internal Sink Current | V _{TH-OLP} +0.1V | 30 | 60 | 90 | μA |
| $V_{TH	ext{-}OLP}$ | I _{DD-OLP} Off Voltage | | 6.5 | 7.5 | 8.0 | V |
| $V_{\text{DD-OVP}}$ | V _{DD} Over-Voltage Protection | | 25 | 26 | 27 | V |
| t _{D-VDDOVP} | V _{DD} Over-Voltage Protection Debounce Time | | 75 | 125 | 200 | μs |
| HV Section | | | | | | |
| I _{HV} | Supply Current Drawn from HV Pin | V _{AC} =90V (V _{DC} =120V), V _{DD} =0V | 2.0 | 3.5 | 5.0 | mA |
| I _{HV-LC} | Leakage Current after Startup HV=500V, VDD=VDD-OFF+1 | | | 1 | 20 | μΑ |
| Oscillator S | Section | | | | | |
| f _{OSC} | | Center Frequency | 62 | 65 | 68 | |
| | Frequency in Nominal Mode | Hopping Range | ±3.7 | ±4.2 | ±4.7 | KHz |
| t _{H-OP} | Hopping Period | | | 4.4 | | ms |
| f _{OSC-G} | Green-Mode Frequency | | 18 | 22 | 26 | KHz |
| f_{DV} | Frequency Variation vs. V _{DD} Deviation | V _{DD} =11V to 22V | | | 5 | % |
| f _{DT} | Frequency Variation vs. Temperature Deviation | T _A =-20 to 85°C | | | 5 | % |

Continued on the following page...




Figure 5. V_{FB} vs. PWM Frequency

Electrical Characteristics (Continued)

 V_{DD} =15V and T_A =25°C unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|--------------------------|--|--|----------|--------------------------|-------|-----------------------------|
| LATCH Sect | tion | | | • | • | |
| V _{LATCHth} | Latch-Off Threshold Voltage | V _{LATCHth} > 5.2V, after 100µs Latch Off | 5.0 | 5.3 | 5.6 | V |
| t _{D-LATCH} | Latch-Off De-bounce Time | V _{LATCH} < V _{LATCHth} | 40 | 100 | 160 | μs |
| I _{LATCH} | Output Current from LATCH Pin | | 92 | 100 | 108 | μA |
| Feedback In | put Section | | | | | |
| A _V | Input Voltage to Current-Sense Attenuation | | 1/4.5 | 1/4.0 | 1/3.5 | V/V |
| Z_{FB} | Input Impedance | | 4 | | 7 | kΩ |
| V _{FB-OPEN} | Output High Voltage | FB Pin Open | 5.0 | 5.3 | 5.6 | V |
| V_{FB-OLP} | FB Open-Loop Trigger Level | | 4.6 | 4.8 | 5.0 | V |
| t _{D-OLP} | Delay Time of FB Pin Open-Loop Protection | | 50 | 56 | 62 | ms |
| V_{FB-N} | Green-Mode Entry FB Voltage | | 2.8 | 3.0 | 3.2 | V |
| V_{FB-G} | Green-Mode Ending FB Voltage | | 2.2 | 2.4 | 2.6 | V |
| I _{FB-ZDC} | Zero Duty-Cycle FB Current | | | | 1.5 | mA |
| Current-Sen | ise Section | | | I | I | |
| Z _{SENSE} | Input Impedance | | | 12 | | ΚΩ |
| V _{STHFL} | Current Limit Flatten Threshold Voltage | Duty>40% | 0.87 | 0.90 | 0.93 | V |
| V _{STHVA} | Current Limit Valley Threshold Voltage | V _{STHFL} -V _{STHVA} Duty=0% | 0.30 | 0.34 | 0.38 | V |
| t _{PD} | Delay to Output | | | 100 | 200 | ns |
| t _{LEB} | Leading-Edge Blanking Time | | 100 | 140 | 180 | ns |
| T _{SS} | Period During Soft-Startup Time | Startup Time | 4.3 | 5.0 | 5.7 | ms |
| GATE Section | on | • | | | | |
| DCY _{MAX} | Maximum Duty Cycle | | 60 | 65 | 70 | % |
| V_{GATE-L} | Gate Low Voltage | V _{DD} =15V, I _O =50mA | | | 1.5 | V |
| V _{GATE-H} | Gate High Voltage | V _{DD} =12V, I _O =50mA | 8 | | | V |
| t _r | Gate Rising Time | V _{DD} =15V, C _L =1nF | 150 | 250 | 350 | ns |
| t _f | Gate Falling Time | V _{DD} =15V, C _L =1nF | 30 | 50 | 90 | ns |
| I _{GATE-SOURCE} | Gate Source Current | V _{DD} =15V, GATE=6V | 250 | | | mA |
| V _{GATE-CLAMP} | Gate Output Clamping Voltage | V _{DD} =22V | <i>y</i> | | 18 | V |
| Over-Tempe | erature Protection Section (OTP) | | | | | $\mathcal{N}_{\mathcal{I}}$ |
| T _{OTP} | Protection Junction Temperature ⁽³⁾ | | | +135 | | °C |
| T _{Restart} | Restart Junction Temperature ⁽⁴⁾ | | | T _{OTP} - 25 | | °C |

Notes:

- 3. When activated, the output is disabled and the latch is turned off.
- 4. The threshold temperature for enabling the output again and resetting the latch, after over-temperature protection has been activated.

Typical Performance Characteristics




Figure 6. Startup Current (IDD-ST) vs. Temperature




Figure 8. Start Threshold Voltage ($V_{DD\text{-}ON}$) vs. Temperature




Figure 10. Supply Current Drawn from HV Pin (I_{HV}) vs. Temperature




Figure 12. Frequency in Normal Mode (fosc) vs. Temperature




Figure 7. Operation Supply Current (I_{DD-OP}) vs. Temperature




Figure 9. Minimum Operating Voltage ($V_{DD\text{-}OFF}$) vs. Temperature




Figure 11. HV Pin Leakage Current After Startup (I_{HV-LC}) vs. Temperature




Figure 13. Maximum Duty Cycle (DCY_{MAX}) vs. Temperature

Typical Performance Characteristics




Figure 14. FB Open-Loop Trigger Level (V_{FB-OLP}) vs. Temperature




Figure 16. Output Current from LATCH Pin (I_{LATCH}) vs. Temperature




Figure 18. V_{DD} Over-Voltage Protection ($V_{DD\text{-}OVP}$) vs. Temperature




Figure 15. Delay Time of FB Pin Open-Loop Protection (t_{D-OLP}) vs. Temperature




Figure 17. Latch-Off Threshold Voltage (V_{LATCHth}) vs. Temperature

Functional Description

Startup Current

For startup, the HV pin is connected to the line input or bulk capacitor through an external diode and resistor, $R_{HV},~(1N4007~/~100K\Omega$ recommended). Typical startup current drawn from the HV pin is 3.5mA and charges the hold-up capacitor through the diode and resistor. When the V_{DD} capacitor level reaches $V_{DD-ON},~$ the startup current switches off. At this moment, the V_{DD} capacitor only supplies the FAN6753 before the auxiliary winding of the main transformer provides the operating current. For higher than 6KV surge test, R_{HV} of $100K\Omega$ or above is recommended.

Operating Current

Operating current is around 2.7mA. The low operating current enables better efficiency and reduces the requirement of V_{DD} hold-up capacitance.

Green-Mode Operation

The proprietary green-mode function provides off-time modulation to reduce the switching frequency in light-load and no-load conditions. The on time is limited for better abnormal or brownout protection. V_{FB} , which is derived from the voltage feedback loop, is taken as the reference. Once V_{FB} is lower than the threshold voltage, the switching frequency is continuously decreased to the minimum green-mode frequency of around 22KHz.

Current Sensing / PWM Current Limiting

Peak-current-mode control is utilized to regulate output voltage and provide pulse-by-pulse current limiting. The switch current is detected by a sense resistor into the SENSE pin. The PWM duty cycle is determined by this current-sense signal and V_{FB} , the feedback voltage. When the voltage on the SENSE pin reaches around V_{COMP} =(V_{FB} -0.6)/4, the switch cycle is terminated immediately. V_{COMP} is internally clamped to a variable voltage around 0.9V for output power limit.

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 15.5V and 9.5V, respectively. During startup, the hold-up capacitor must be charged to 15.5V through the startup resistor to enable the IC. The hold-up capacitor continues to supply V_{DD} before the energy can be delivered from auxiliary winding of the main transformer. V_{DD} must not drop below 9.5V during startup. This UVLO hysteresis window ensures that the hold-up capacitor is adequate to supply V_{DD} during startup.

Gate Output / Soft Driving

The BiCMOS output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 18V Zener diode to protect power MOSFET transistors against undesirable gate over voltage. A soft driving waveform is implemented to minimize EMI.

Soft-Start

For many applications, it is necessary to minimize the inrush current at startup. The built-in 5ms soft-start circuit significantly reduces the startup current spike and output voltage overshoot.

Built-in Slope Compensation

The sensed voltage across the current-sense resistor is used for peak-current-mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillation. FAN6753 inserts a synchronized, positive-going ramp at every switching cycle.

Constant Output Power Limit

When the SENSE voltage across sense resistor $R_{\rm S}$ reaches the threshold voltage, around 0.9V, the output GATE drive is turned off after a small delay, $t_{\rm PD}$. This delay introduces an additional current proportional to $t_{\rm PD}$ • $V_{\rm IN}$ / $L_{\rm P}$. Since the delay is nearly constant regardless of the input voltage $V_{\rm IN}$, higher input voltage results in a larger additional current and the output power limit is higher than under low input line voltage. To compensate this variation for a wide AC input range, a sawtooth power-limiter is designed to solve the unequal power-limit problem. The power limiter is designed as a positive ramp signal fed to the inverting input of the OCP comparator. This results in a lower current limit at high-line inputs than at low-line inputs.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection is built in to prevent damage due to abnormal conditions. If the V_{DD} voltage is over the over-voltage protection voltage $(V_{DD\text{-}OVP})$ and lasts for $t_{D\text{-}VDD\text{-}OVP},$ the PWM pulses are disabled until the V_{DD} voltage drops below the UVLO, then starts again. Over-voltage conditions are usually caused by open feedback loops.

External Latch Function (LATCH Pin)

The LATCH pin can be used to control the FAN6753 entering latch mode by pulling this pin over 5.2V for 100 μ s. If floating, the LATCH pin is internally pulled HIGH to 3.5V. It is not recommended to float or short the LATCH pin to GND. This pin also includes a test mode to disable the jitter function. LATCH pin internally sources 100 μ A, so place a resistor in series to GND. Do not let this voltage exceed 5.2V for the FAN6753 to function normally.

Functional Description (Continued)

Limited Power Control

The feedback (FB) voltage increases every time the output of the power supply is shorted or overloaded. If the FB voltage remains higher than a built-in threshold for longer than $t_{\text{D-OLP}}$, PWM output is turned off. As PWM output is turned off, V_{DD} begins decreasing.

When V_{DD} goes below the turn-off threshold (~9.5V), the controller is totally shut down. V_{DD} is charged up to the turn-on threshold voltage of 15.5V through the startup resistor until PWM output is restarted. This protection feature continues as long as the overloading condition persists.


Over-Temperature Protection (Internal OTP)

The built-in temperature-sensing circuit shuts down PWM output once the junction temperature exceeds 135° C. While PWM output is shut down, V_{DD} gradually drops to the UVLO voltage (around 7.5V). Then V_{DD} charges up to the startup threshold voltage of 15.5V through the startup resistor until PWM output is restarted. This "hiccup" mode protection occurs repeatedly as long as the temperature remains above 130° C. The temperature hysteresis window for the OTP circuit is 25° C.

Noise Immunity

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN6753, and increasing the power MOS gate resistance also improve performance.

Physical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13

Figure 19. 8-Pin Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

SEATING PLANE


-(1.04)

DETAIL A


0.90

0.406

Physical Dimensions



9.83 9.00



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 20. 8-Pin Dual In-line Package (DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PFSTM AccuPower™ FRFET Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT** G max™ **CTLTM** GTO™ Current Transfer Logic™ DEUXPEED⁶

Dual Cool™ EcoSPARK® EfficientMax™ ESBC™ **-**® Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST®

FastvCore™ FETBench™ FlashWriter®

Global Power ResourceSM Green FPS™ Green FPS™ e-Series™

IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET* MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET* QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™

SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT**3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™

The Power Franchise® wer franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO** TinyPower™ TinyPVM™ TinyWire™ TriFault Detect™ TRUECURRENT*** uSerDes™ UHC Ultra FRFET™ UniFET™ VCX™

> VisualMax™ XS™

SYSTEM ®*
GENERAL

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HERBIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification Product Status | | Definition | | |
|--|-----------------------|---|--|--|
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | | |
| | | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | |
| No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right at any time without notice to improve the design. | | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. | | |
| | | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. | | |

Rev. 149