

DESCRIPTION:

The DPS512X16Cn3 High Speed SRAM "STACK" modules are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC). Available in straight leaded, "J" leaded or gullwing leaded packages, or mounted on a 50-pin PGA co-fired ceramic substrate. The module packs 8-Megabits of low-power CMOS static RAM in an area as small as 0.463 in², while maintaining a total height as low as 0.705 inches.

The DPS512X16Cn3 STACK modules contain eight individual 128K x 8 SRAMs, each packaged in a hermetically sealed SLCC, making the modules suitable for commercial, industrial and military applications.






By using SLCCs, the "Stack" family of modules offer a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.


FEATURES:

- Organizations Available: 512Kx16 or 1024Kx8
- Access Times: 20*, 25, 30, 35, 45ns
- Fully Static Operation - No clock or refresh required
- Single +5V Power Supply, $\pm 10\%$ Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Voltage: 2.0V min.
- Packages Available:


DPS512X16CY3	48 - Pin SLCC Stack
DPS512X16CI3	48 - Pin Straight Leaded Stack
DPS512X16CH3	48 - Pin Gullwing Leaded Stack
DPS512X16CJ3	48 - Pin "J" Leaded Stack
DPS512X16CA3	50 - Pin PGA Dense-Stack

* Commercial only.

DPS512X16CY3**DPS512X16CI3****DPS512X16CJ3****DPS512X16CH3****DPS512X16CA3**



PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O15	Data Input/Output
CE0 - CE7	Low Chip Enables
SEL0, SEL1	High Chip Enables
WE	Write Enable
OE	Output Enable
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect



RECOMMENDED OPERATING RANGE ³					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	-55	+25	+125	°C

TRUTH TABLE						
Mode	SEL	CE	WE	OE	I/O Pin	Supply Current
Not Selected	L	X	X	X	HIGH-Z	Standby
Not Selected	X	H	X	X	HIGH-Z	Standby
DOUT Disable	H	L	H	H	HIGH-Z	Active
Read	H	L	H	L	D _{OUT}	Active
Write	H	L	L	X	D _{IN}	Active

H = HIGH L = LOW X = Don't Care

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -4.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 8.0mA	-	0.4	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	100	pF	V _{IN} ² = 0V
C _{CE}	Chip Enable	40		
C _{SEL}	Active High Chip Select	50		
C _{WE}	Write Enable	100		
C _{OE}	Output Enable	100		
C _{I/O}	Data Input/Output	90		


DC OPERATING CHARACTERISTICS: Over operating ranges										
Symbol	Characteristics	Test Conditions	TYP. (†)	C		I		M		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-5	+5	-5	+5	-5	+5	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-	-10	+10	-10	+10	-10	+10	µA
I _{CC}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA	X8	205	280	280	300			mA
			X16	290	400	400	440			
I _{SB1}	Full Standby Supply Current	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} 0.2V	3.2		40	40	40			mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}	120		160	160	160			mA
I _{DR3}	Data Retention Supply Current (3V)	V _{DR} = 3V, CE ≥ V _{DR} - 0.2V, or SEL ≤ 0.2V	0.56		3.20	4.80	16.00			mA
I _{DR2}	Data Retention Supply Current (2V)	V _{DR} = 2V, CE ≥ V _{DR} - 0.2V, or SEL ≤ 0.2V	0.28		2.00	3.20	14.40			mA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA	-		0.4	0.4	0.4			V
V _{OH}	Output High Voltage	I _{OUT} = -4.0mA	-		2.4	2.4	2.4			V

† Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.



AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

Figure 1. Output Load
* Including Probe and Jig Capacitance.

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	30 pF	except t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OHZ} , t _{OLZ} , and t _{WHZ}
2	5 pF	t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OHZ} , t _{OLZ} , and t _{WHZ}





Data Retention AC Characteristics ⁸						
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{DR}	V _{DD} for Data Retention	CE ≥ V _{DR} - 0.2V, SEL ≤ V _{DR} 0.2V, V _{IN} ≥ V _{DR} - 0.2V, or V _{IN} ≤ 0.2V	2.0	-	-	V
t _{CDR}	Chip Disable to Data Retention Time	See Data Retention Waveform	0	-	-	ns
t _r	Operation Recovery Time	See Data Retention Waveform	5	-	-	ms



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-20†		-25		-30		-35		-45		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	trc	Read Cycle Time	20		25		30		35		45		ns
2	tAA	Address Access Time		20		25		30		35		45	ns
3	tCO1	Chip Enable (\overline{CE}) to Output Valid		20		25		30		35		45	ns
4	tCO2	Chip Enable (SEL) to Output Valid		20		25		30		35		45	ns
5	tOE	Output Enable to Output Valid		8		10		15		20		25	ns
6	tLZ1	Chip Enable (\overline{CE}) to Output in LOW-Z ^{4, 5}	3		3		3		3		3		ns
7	tLZ2	Chip Enable (SEL) to Output in LOW-Z ^{4, 5}	3		3		3		3		3		ns
8	tOLZ	Output Enable to Output in LOW-Z ^{4, 5}	0		0		0		0		0		ns
9	tHZ1	Chip Enable (\overline{CE}) to Output in HIGH-Z ^{4, 5}		10		12		15		20		25	ns
10	tHZ2	Chip Enable (SEL) to Output in HIGH-Z ^{4, 5}		10		12		15		20		25	ns
11	tOHZ	Output Enable to Output in HIGH-Z ^{4, 5}		8		10		15		20		25	ns
12	tOH	Output Hold from Address Change	3		3		3		3		3		ns


† Commercial only.




AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE ^{6,7} : Over operating ranges													
No.	Symbol	Parameter	-20†		-25		-30		-35		-45		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t _{wc}	Write Cycle Time	20		25		30		35		45		ns
14	t _{aw}	Address Valid to End of Write	15		20		25		30		40		ns
15	t _{cw}	Chip Enable to End of Write	15		20		25		30		40		ns
16	t _{as}	Address Set-up Time*	0		0		0		0		0		ns
17	t _{wp}	Write Pulse Width	15		20		25		30		35		ns
18	t _{wr}	Write Recovery Time	0		0		0		0		0		ns
19	t _{wHZ}	Write Enable to Output in HIGH-Z ^{4, 5}		8		10		12		15		20	ns
20	t _{dW}	Data to Write Time Overlap	12		15		15		20		25		ns
21	t _{dH}	Data Hold from Write Time	0		0		0		0		0		ns
22	t _{ow}	Output Active from End of Write	3		3		3		3		3		ns

* Valid for both Read and Write Cycles.


† Commercial only.




**NOTES:**



1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.
8. \overline{SEL} controls address buffer, \overline{WE} buffer, \overline{CE} buffer and \overline{OE} buffer and D_{IN} buffer. If \overline{SEL} controls Data Retention Mode, V_{IN} levels (Address, \overline{WE} , \overline{OE} , \overline{CE} , I/O) can be in the high impedance state. If \overline{CE} controls Data Retention Mode, \overline{SEL} must be $\overline{SEL} \geq V_{DD} - 0.2$ V or $\overline{SEL} \leq 0.2$ V. The other input levels (Address, \overline{WE} , \overline{OE} , I/O) can be in the High Impedance State.

DPS512X16CY3 (48 - PIN LEADLESS STACK) MECHANICAL DRAWING




DPS512X16CI3 (48- PIN STRAIGHT LEADED STACK) MECHANICAL DRAWING






DPS512X16CA3 (50 - PIN PGA) MECHANICAL DRAWING



ORDERING INFORMATION



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772