



# SAA7818HL

## DVD and CD playback IC

Rev. 03 — 25 November 2004

Product data sheet

## 1. General description

---

The SAA7818HL is a device for 6 × DVD and 18 × CD playback applications.

This device contains an embedded microcontroller which can operate as a 33 MHz or 67 MHz equivalent 80C51 and interfaces to the channel decoder, block decoder and servo processor.

New features enable superior playability in both CD and DVD modes.

The block decoder has an embedded DVD video authentication module and supports up to 64 Mbit of external SDRAM memory. The data can be fed out in a number of different configurations including I<sup>2</sup>S-bus, ATAPI and UDE. This device also includes the option to bypass the external memory altogether, creating a bufferless ATAPI or UDE data path solution.

The channel decoder has selectable differential and single-ended HF inputs, which are compatible with the TZA1036 and TZA1038 devices. There is an option to output the data as raw I<sup>2</sup>S-bus via some programmable data I/O pins. With increased tap setting for the PLL equalizer compared with the SAA7816 device and enhanced playability of black dots and scratches, overall playability has been greatly improved. There are also benefits due to a new defect detector that allows holding the HF PLL frequency and slicer settings over a defect. These, together with an additional limit equalizer lead to improved tolerance to continuity errors in DVD playback mode. There are also two extra motor gain settings compared to the SAA7816 device and support for copyright protection strategies in games applications.

The servo processor has been upgraded to include an improved defect detection and handling process, an integrated envelope detection circuit and also DC offset compensation on the diode inputs.

## 2. Features

---

- Host interface:
  - ◆ Supports ATAPI interface
  - ◆ Configurable as generic DMA interface; for use with external host interface devices
  - ◆ Automatic determination of block length for mode 2; form 1 and form 2 sectors; block length transferred is programmable
  - ◆ Supports synchronous UDE interface
  - ◆ Supports bufferless mode.
- Block decoder:
  - ◆ Supports CD-ROM, CDr, CD-DA, VCD, SVCD, CD-I, photo CD and DVD video formats

**PHILIPS**

- ◆ Supports real-time error detection and correction in hardware for CD-ROM mode
- ◆ CD-ROM error corrector switchable between single or dual pass; both with Error Detection/Correction (EDC)
- ◆ Internal registers are memory mapped
- ◆ Embedded DVD video authentication module.
- Buffer memory controller:
  - ◆ Support for up to 64 Mbit external SDRAM memory
  - ◆ Block based sector addressing.
- Channel decoder:
  - ◆ Selectable differential and single-ended HF inputs; compatible with the TZA1036 and TZA1038; single-ended input has bypassable AGC
  - ◆ Internal 8-bit ADC
  - ◆ Digital PLL and slicer for HF clock regeneration
  - ◆ Supports EFM and EFM+ demodulation
  - ◆ Full CD error correction strategy;  $t = 2$  and  $e = 4$
  - ◆ On-chip CD error corrector memory with  $\pm 8$  frame jitter margin
  - ◆ Built-in hardware for double pass DVD error corrector; can correct 5 errors in C1 frame; 16 errors in C2 frame
  - ◆ Error corrector monitor signal available
  - ◆ I<sup>2</sup>S-bus output available via programmable vampire pins
  - ◆ Programmable frame sync loss indication
  - ◆ Increased tap settings for PLL equalizer compared with SAA7816
  - ◆ Enhanced playability of black dots and scratches with improved defect detector; it enables the HF PLL frequency, slicer, high-pass filter, AGC and offset loops to be held when a defect is detected
  - ◆ Improved tolerance to continuity errors in DVD play mode
  - ◆ Limit equalizer
  - ◆ Two extra motor gain settings compared to SAA7816
  - ◆ Support for copyright protection strategy for games applications
  - ◆ Hardware AGC loop, in combination with front-end IC (TZA1038)
  - ◆ Hardware automatic offset compensation loop, in combination with front-end IC (TZA1038)
  - ◆ Average jitter can be read back
  - ◆ Internal digital high-pass filter on HF input, with programmable cut-off frequencies
  - ◆ Run Length 3 (RL3) pushback feature
  - ◆ PLL monitor signal available
  - ◆ Interpolate and hold on audio output.
- Spindle motor control:
  - ◆ Advanced motor control loop allows CAV, CLV and pseudo-CLV playback
  - ◆ Support for 3-pin and 1-pin tachometer control
  - ◆ Motor control via incoming bitstream or tachometer.
- Speed operation:
  - ◆ Supports 18 × CD-ROM playback
  - ◆ Supports 6 × DVD-ROM playback.

- Multimedia functions:
  - ◆ Supports audio playback via DRAM buffer; allows audio discs to be played at higher speeds
  - ◆ IEC 60958 (SPDIF, AES/EBU and DOBM) output with Q-W subcode and programmable category code; output at  $n = 1$  rate
  - ◆ Audio output via I<sup>2</sup>S-bus vampire interface:  $4 \times$  oversampling filter, digital volume control, attenuator and mute.
- Microcontroller interface:
  - ◆ Embedded microcontroller can operate as 33 MHz or 67 MHz equivalent 80C51
  - ◆ Embedded co-processor for fast multiply, divide, shift and normalize instructions; supported by C-compilers
  - ◆ Co-processor for MSF calculations
  - ◆ Memory mapped interfaces to sub functions
  - ◆ External microcontroller support
  - ◆ Embedded SRAM: 1.5 kbytes Xdata, 512 bytes Idata, 224 bytes data and registers
  - ◆ 4 banks; on Idata and registers, for better multi-tasking support
  - ◆ External flash EPROM programming support: serial boot possible with empty flash EPROM and internal program upload support
  - ◆ Code space support up to 1 Mbyte through built-in bank switching
  - ◆ Debug interface for embedded microcontroller.
- Servo processor:
  - ◆ Switched current Analog-to-Digital Converters (ADCs) for diode and error signal inputs
  - ◆ Selectable servo error or servo diode inputs
  - ◆ Focus and radial servo loops
  - ◆ Automatic closed-loop gain control available for focus and radial loops
  - ◆ Built-in access procedure with fast track count input
  - ◆ High-speed track crossing velocity measurement ( $> 350$  kHz) for CD and DVD
  - ◆ Special DVD track crossing support
  - ◆ Fast radial brake circuitry
  - ◆ Eight-to-Fourteen Modulation (EFM) actuator damping circuitry
  - ◆ Sledge motor servo loop with enhanced PCS support
  - ◆ Sledge stepper motor support
  - ◆ Adaptive Repetitive Control (ARC)
  - ◆ Debug interface for servo
  - ◆ DC offset compensation for servo
  - ◆ White and black dot defect detection and handling
  - ◆ Integrated envelope detection.
- Clock multiplier:
  - ◆ On-chip clock multipliers allows the use of 8.4672 MHz crystal.

### 3. Quick reference data

**Table 1: Quick reference data**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDD(C)</sub>	digital supply voltage for core		1.65	1.8	1.95	V
V <sub>DDD(P)</sub>	digital supply voltage for pad cells (3 V)		3.0	3.3	3.6	V
V <sub>DDA</sub>	analog supply voltage		3.0	3.3	3.6	V
I <sub>DDA</sub>	analog supply current		-	65	-	mA
I <sub>DDD(P)</sub>	digital supply current for pad cells		-	135	-	mA
I <sub>DDD(C)</sub>	digital supply current for core		-	55	-	mA
f <sub>xtal</sub>	crystal frequency		7	8.4672	9	MHz
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
T <sub>stg</sub>	storage temperature		-55	-	+125	°C

### 4. Ordering information

**Table 2: Ordering information**

Type number	Package		
	Name	Description	Version
SAA7818HL	LQFP208	plastic low profile quad flat package; 208 leads; body 28 × 28 × 1.4 mm	SOT459-1

5. Block diagram




Fig 1. Block diagram.

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration.

### 6.2 Pin description

Table 3: Pin description

Symbol	Pin	Type <sup>[1]</sup>	Drive/ threshold	Description
POR_NEG	1	I		Power-on reset input; active LOW
BCA	2	I		BCA input (mode 2 = SCCLK; mace_debug = opc_int)
MOTO1	3	O	M	motor control output
T1	4	I	T	tacho 1 input
T2	5	I	T	tacho 2 input
T3	6	I	T	tacho 3 input
V <sub>DDD(P1)</sub>	7	P		digital supply voltage 1 for the pad cells (3.3 V)
V <sub>SSD(P1)</sub>	8	P		digital ground 1 for the pad cells
TEST1	9	I		test input 1 (internal pull-down resistor)
TEST2	10	I		test input 2 (internal pull-down resistor)
V <sub>DDA1</sub>	11	P		analog supply voltage 1 (3.3 V)
HFIN_DN	12	AI		negative differential HF input
HFIN_DP	13	AI		positive differential HF input
HFIN_SE	14	AI		single-ended HF input (AGC)
V <sub>SSA1</sub>	15	P		analog ground 1
VCOM	16	AO		common mode reference output (TZA1038)
V <sub>DDA2</sub>	17	P		analog supply voltage 2 (3.3 V)
ALPHA0	18	AO		DAC output
CRIN	19	AI		clock input
CROUT	20	AO		clock output
V <sub>SSA2</sub>	21	P		analog ground 2
IREF	22	AO		reference current output

Table 3: Pin description ...continued

Symbol	Pin	Type <sup>[1]</sup>	Drive/ threshold	Description
UOPT	23	AI		upper reference input voltage for ADC ladder
SIN_PHI	24	AI		sine input from hall detectors
COS_PHI	25	AI		cosine input from hall detectors
XDET	26	AI		auxiliary ADC input
ACT_EMFP	27	AI		EMF of the actuator; positive input
ACT_EMFN	28	AI		EMF of the actuator; negative input
V <sub>DDA3</sub>	29	P		analog supply voltage 3 (3.3 V)
UOPB	30	AI		decoupling point for ADC ladder
V <sub>SSA3</sub>	31	P		analog ground 3
D1	32	AI		diode input 1
D2_TLN	33	AI		diode input 2 or normal track-loss signal
D3_REN	34	AI		diode input 3 or normal radial error signal
D4_FEN	35	AI		diode input 4 or normal focus error signal
S1_MIRN	36	AI		satellite diode input 1/normal mirror signal
S2	37	AI		satellite diode input 2
V <sub>RIN</sub>	38	AI/O		I/O reference voltage for servo ADC
FTCH	39	AI		track count input
V <sub>SSD(P2)</sub>	40	P		digital ground 2 for the pad cells
V <sub>DD(P2)</sub>	41	P		digital supply voltage 2 for the pad cells (3.3 V)
P5_7_DEFO_N	42	B	M/T	defect output or general purpose I/O
P5_6_DEFI_N	43	B	M/T	defect input or general purpose I/O
P5_5_TL	44	B	M/T	track-loss measure output or general purpose I/O
P5_4_RP_FOK	45	B	M/T	radial polarity or focus OK or general purpose I/O
P5_3_CE1	46	B	M/T	CS external SRAM or general purpose I/O
P5_2_CLO	47	B	M/T	servo clock output or general purpose I/O
P5_1_SDA	48	B	M/T	I <sup>2</sup> C-bus data or general purpose I/O
P5_0_SCL	49	B	M/T	I <sup>2</sup> C-bus clock or general purpose I/O
SCCLK	50	O		internal/external microcontroller clock [mace_debug = int1 (PLUM)]
V <sub>DD(P3)</sub>	51	P		digital supply voltage 3 for the pad cells (3.3 V)
V <sub>SSD(P3)</sub>	52	P		digital ground 3 for the pad cells
RA	53	O	M	radial output (3-state during reset)
FO	54	O	M	focus output (3-state during reset)
SL	55	O	M	sledge output (3-state during reset)
RAC_SW	56	O	M	disconnects radial actuator (1 = disconnect)
REF_SIN	57	O	M	PDM reference signal output; removes DC offset from sin_phi
REF_COS	58	O	M	PDM reference signal output; removes DC offset from cos_phi
V <sub>DD(P4)</sub>	59	P		digital supply voltage 4 for the pad cells (3.3 V)
V <sub>SSD(P4)</sub>	60	P		digital ground 4 for the pad cells

Table 3: Pin description ...continued

Symbol	Pin	Type [1]	Drive/ threshold	Description
P4_7_PXT2EN	61	B	M/T	timer 2 input enable or SILD for TZA1038
P4_6_PXT2	62	B	M/T	timer 2 clock input or SICL for TZA1038
P4_5_PXT0	63	B	M/T	timer 1 clock input or SIDA for TZA1038
P4_4_PXT	64	B	M/T	timer 0 clock input or CS2 for external device
P4_3_A19	65	B	M/T	general purpose I/O
P4_2_A18	66	B	M/T	general purpose I/O
V <sub>DD</sub> (C1)	67	P		digital supply voltage 1 for the core (1.8 V)
V <sub>SS</sub> (C1)	68	P		digital ground 1 for the core
UA0_P1_0	69	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 0
UA1_P1_1	70	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 1 (mode 3 = SCCLK)
UA2_P1_2	71	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 2 (mode 3 = OTD)
UA3_P1_3	72	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 3 (mode 3 = DEB_OUT)
UA4_P1_4	73	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 4 (mode 3 = MON_A)
UA5_P1_5	74	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 5 (mode 3 = MON_D)
UA6_P1_6	75	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 6 (mode 3 = vampire 6 to SYNC)
UA7_P1_7	76	B	M/T	Port 1; demultiplexed lower microcontroller address lines; bit 7 (mode 3 = vampire 7 to V4)
V <sub>DD</sub> (P5)	77	P		digital supply voltage 5 for the pad cells (3.3 V)
V <sub>SS</sub> (P5)	78	P		digital ground 5 for the pad cells
EAN_WAITN	79	B	M/T	address input or wait output (internal pull-up resistor)
DSDEN_SRST	80	O	M	microcontroller reset output [mace_debug = int0 (HDR66/PLUM)]
PSENN_CS	81	B	M/T	programmable strobe enable or output; enable for external device (internal pull-up resistor)
ALE_ASTB	82	B	M/T	address latch or chip select (internal pull-up resistor)
V <sub>DD</sub> (C2)	83	P		digital supply voltage 2 for the core (1.8 V)
V <sub>SS</sub> (C2)	84	P		digital ground 2 for the core
UA12	85	B	M/T	Port 2; upper microcontroller address line; bit 12
UA15	86	B	M/T	Port 2; upper microcontroller address line; bit 15
P4_0_A16	87	B	M/T	A16 to EPROM
P4_1_A17	88	B	M/T	A17 to EPROM
UA14	89	B	M/T	Port 2; upper microcontroller address line; bit 14
UA13	90	B	M/T	Port 2; upper microcontroller address line; bit 13
UA8	91	B	M/T	Port 2; upper microcontroller address line; bit 8



Table 3: Pin description ...continued

Symbol	Pin	Type <sup>[1]</sup>	Drive/ threshold	Description
UA9	92	B	M/T	Port 2; upper microcontroller address line; bit 9
UA11	93	B	M/T	Port 2; upper microcontroller address line; bit 11
UA10	94	B	M/T	Port 2; upper microcontroller address line; bit 10
V <sub>DD</sub> (P6)	95	P		digital supply voltage 6 for the pad cells (3.3 V)
V <sub>SS</sub> (P6)	96	P		digital ground 6 for the pad cells
UDA7	97	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 7
UDA6	98	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 6
UDA5	99	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 5
UDA4	100	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 4
UDA3	101	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 3
UDA2	102	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 2
UDA1	103	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 1
UDA0	104	B	M/T	Port 0; multiplexed microcontroller data/lower address line; bit 0
V <sub>DD</sub> (P7)	105	P		digital supply voltage 7 for the pad cells (3.3 V)
V <sub>SS</sub> (P7)	106	P		digital ground 7 for the pad cells
P3_7_RDN	107	B	M/T	read signal input or general purpose I/O
P3_6_WRN	108	B	M/T	write signal output or general purpose I/O
P3_5_TXD2	109	B	M/T	UART 2 transmit line output or general purpose I/O
P3_4_RXD2	110	B	M/T	UART 2 receive line input or general purpose I/O
P3_3_INT1	111	B	M/T	interrupt 1 input or general purpose I/O
P3_2_INT0	112	B	M/T	interrupt 0 input or general purpose I/O
P3_1_TXD1	113	B	M/T	UART 1 transmit line output or general purpose I/O
P3_0_RXD1	114	B	M/T	UART 1 receive line input or general purpose I/O
V <sub>DD</sub> (C3)	115	P		digital supply voltage 3 for the core (1.8 V)
V <sub>SS</sub> (C3)	116	P		digital ground 3 for the core
HRESET	117	I		host reset input
DD7	118	B	AL/T	host interface/generic DMA; bit 7
DD8	119	B	AL/T	host interface/generic DMA; bit 8 (mode 1 = MEAS_CFLG)
DD6	120	B	AL/T	host interface/generic DMA; bit 6
DD9	121	B	AL/T	host interface/generic DMA; bit 9 (mode 1 = MEAS1)
DD5	122	B	AL/T	host interface/generic DMA; bit 5

Table 3: Pin description ...continued

Symbol	Pin	Type [1]	Drive/ threshold	Description
DD10	123	B	AL/T	host interface/generic DMA; bit 10 (mode 1 = MON_A)
DD4	124	B	AL/T	host interface/generic DMA; bit 4
DD11	125	B	AL/T	host interface/generic DMA; bit 11 (mode 1 = MON_D)
V <sub>DD</sub> (P8)	126	P		digital supply voltage 8 for the pad cells (3.3 V)
V <sub>SSD</sub> (P8)	127	P		digital ground 8 for the pad cells
DD3	128	B	AL/T	host interface/generic DMA; bit 3
DD12	129	B	AL/T	host interface/generic DMA; bit 12 (mode 1 = DEB_OUT)
DD2	130	B	AL/T	host interface/generic DMA; bit 2
DD13	131	B	AL/T	host interface/generic DMA; bit 13 (mode 1 = OTD)
DD1	132	B	AL/T	host interface/generic DMA; bit 1
DD14	133	B	AL/T	host interface/generic DMA; bit 14 (mode 1 = SCCLK)
DD0	134	B	AL/T	host interface/generic DMA; bit 0
DD15	135	B	AL/T	host interface/generic DMA; bit 15 (mace_debug = servo_int)
V <sub>DD</sub> (C4)	136	P		digital supply voltage 4 for the core (1.8 V)
V <sub>SSD</sub> (C4)	137	P		digital ground 4 for the core
DMARQ_GACK	138	O	AL	host DMA request or generic DMA acknowledge
DLOW	139	I	T	host interface input write strobe
DIOR	140	I	T	host interface input read strobe
IORDY	141	O	AH	host interface ready output
DMACK_GRQ	142	I	T	host DMA acknowledge or generic DMA request input
INTRQ	143	O	AH	host interface interrupt request output
IOCS16	144	O	AH	host interface 8/16-bit Port output
DA1_GWR	145	B	AL/T	host address bit 1 or generic write
V <sub>DD</sub> (P9)	146	P		digital supply voltage 9 for the pad cells (3.3 V)
V <sub>SSD</sub> (P9)	147	P		digital ground 9 for the pad cells
PDIAG	148	B	AL/T	host interface passed test input/output (mode 1 = SYNC)
DA0	149	B	AL/T	host address bit 0 input/output
DA2_GRD	150	B	AL/T	host address bit 2 or generic read
CS0	151	B	AL/T	host interface chip select 0 input/output
CS1	152	B	AL/T	host interface chip select 1 input/output
DASP	153	B	AL/T	host interface active slave present input/output (mode 1 = V4)
IECO_CL1	154	O	M	IEC 60958 output or CL1 output from HDR66
V <sub>DD</sub> (P10)	155	P		digital supply voltage 10 for the pad cells (3.3 V)

Table 3: Pin description ...continued

Symbol	Pin	Type <sup>[1]</sup>	Drive/ threshold	Description
V <sub>SSD(P10)</sub>	156	P		digital ground 10 for the pad cells
XDA3	157	O	L	DRAM address output; bit 3
XDA2	158	O	L	DRAM address output; bit 2
XDA1	159	O	L	DRAM address output; bit 1
XDA0	160	O	L	DRAM address output; bit 0
XDA10	161	O	L	DRAM address output; bit 10
V <sub>DDD(P11)</sub>	162	P		digital supply voltage 11 for the pad cells (3.3 V)
V <sub>SSD(P11)</sub>	163	P		digital ground 11 for the pad cells
XDD2	164	B	M/T	DRAM data bus input/output; bit 2
XDD1	165	B	M/T	DRAM data bus input/output; bit 1
XDD0	166	B	M/T	DRAM data bus input/output; bit 0
XDD3	167	B	M/T	DRAM data bus input/output; bit 3
XDD4	168	B	M/T	DRAM data bus input/output; bit 4
XDD5	169	B	M/T	DRAM data bus input/output; bit 5
XDD6	170	B	M/T	DRAM data bus input/output; bit 6
XDD7	171	B	M/T	DRAM data bus input/output; bit 7
V <sub>DDD(C5)</sub>	172	P		digital supply voltage 5 for the core (1.8 V)
V <sub>SSD(C5)</sub>	173	P		digital ground 5 for the core
LDQM	174	O	M	SDRAM data mask output LOW
XWR	175	O	M	DRAM write strobe output
XRAS	176	O	M	DRAM RAS strobe output
SDCS	177	O	M	SDRAM chip select output
XCAS	178	O	M	DRAM CAS strobe output
XDA12	179	O	M	DRAM address output; bit 12
XDA13	180	O	M	DRAM address output; bit 13
SDCK	181	O	L	SDRAM clock output
UDQM	182	O	M	SDRAM data mask output HIGH
V <sub>DDD(P12)</sub>	183	P		digital supply voltage 12 for the pad cells (3.3 V)
V <sub>SSD(P12)</sub>	184	P		digital ground 12 for the pad cells
XDD8	185	B	M/T	DRAM data bus input/output; bit 8
XDD9	186	B	M/T	DRAM data bus input/output; bit 9
XDD10	187	B	M/T	DRAM data bus input/output; bit 10
XDD11	188	B	M/T	DRAM data bus input/output; bit 11
XDD12	189	B	M/T	DRAM data bus input/output; bit 12
XDD15	190	B	M/T	DRAM data bus input/output; bit 15
XDD14	191	B	M/T	DRAM data bus input/output; bit 14
XDD13	192	B	M/T	DRAM data bus input/output; bit 13
V <sub>DDD(C6)</sub>	193	P		digital supply voltage 6 for the core (1.8 V)
V <sub>SSD(C6)</sub>	194	P		digital ground 6 for the core
XDA11	195	O	M	DRAM address output; bit 11

**Table 3: Pin description** ...continued

Symbol	Pin	Type [1]	Drive/ threshold	Description
XDA9	196	O	M	DRAM address output; bit 9
XDA8	197	O	M	DRAM address output; bit 8
XDA7	198	O	M	DRAM address output; bit 7
XDA6	199	O	M	DRAM address output; bit 6
XDA5	200	O	M	DRAM address output; bit 5
XDA4	201	O	M	DRAM address output; bit 4
V <sub>DDD(P13)</sub>	202	P		digital supply voltage 13 for the pad cells (3.3 V)
V <sub>SSD(P13)</sub>	203	P		digital ground 13 for the pad cells
FLAG	204	B	M/T	I <sup>2</sup> S-bus flag input/output (mode 2 = DEB_OUT)
MCK	205	B	M/T	multimedia master clock input/output (mode 2 = MEAS_CFLG)
DATA_SDI	206	B	M/T	I <sup>2</sup> S-bus data input/output (mode 2 = MON_A)
WCLK_WSI	207	B	M/T	I <sup>2</sup> S-bus word clock input/output (mode 2 = MEAS1)
BCLK_SCKI	208	B	M/T	I <sup>2</sup> S-bus bit clock input/output (mode 2 = MON_D)

[1] See [Table 4](#) for the pin type definition.

**Table 4: Pin type definition**

Type	Definition
I	input
O	output
OD	open-drain
B	bidirectional
T	3-state output
AI	analog input
AO	analog output
P	power connection; all supply pins must be connected to the same external power supply voltage

## 7. Register and memory map

The internal registers are SFRs within the address space of the internal microcontroller. They are accessed in the same way as standard 80C51 SFRs.

The external registers and memory spaces make up the external memory map of the internal microcontroller. Some of the memory spaces are on-chip and some are in the external DRAM. All registers are addressed as external memory space with respect to the internal microcontroller.

**Table 5: Internal registers**

ADDR (hex)	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0080	P0	SP	DPL	DPH	-	-	-	PCON
0088	TCON	TMOD	TL0	TL1	TH0	TH1	-	-
0090	P1	-	-	-	-	-	-	-
0098	SCON	SBUF	-	-	-	-	CLK_GEN	DIV17
00A0	P2	P2SFR	-	-	-	-	-	-
00A8	-	-	INTLATCH	INTEN	-	-	-	-
00B0	P3	-	-	-	-	-	-	-
00B8	-	-	-	-	-	-	-	-
00C0	SCON2	SBUF2	-	-	-	-	-	-
00C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2	-	-
00D0	TLS_CNTL	CSCNTRL	CSWAIT	-	-	-	-	-
00D8	SSR	SCR	-	-	-	-	-	-
00E0	ACC	-	-	-	-	-	-	-
00E8	PORT4	MD0	MD1	MD2	MD3	MD4	MD5	ARCON
00F0	-	-	DDR5	-	DACDEB	CONFIG4	CONFIG3	-
00F8	P5	DDR1	DDR4	DDR0	DDR2	DDR3	CONFIG	CONFIG2

Table 6: External registers and memory space

ADDR (hex)	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
0000	auxiliary RAM (internal)								
..									
05F8									
0600	external DRAM (PLUM subpage 1)								
..									
BFF8									
C000	TIME_KEEPER	FOC_STAT	RAD_STAT	MEM_SLEDGE1_HI	DIST_LO	DIST_HI	MEM_SLEDGE1_LO	RAD_INT_HI	
C008	RAD_INT_LO	RAD_OFFSET_HI	RAD_ERROR_GAIN_MEM_HI	TPI_GAIN_HI	FOCUS_ERROR_MEM	RAD_ERROR_MEM	SPEED_HI	SPEED_LO	
C010	FOCUS_INT_HI	FOCUS_INT_LO	DROP_OUT_CODE	FOC_PROP_MEM	FOCUS_PROP_MULT	FOC_INT_GAIN	RAMP_MEAN_VALUE	SLEEP_MULT_MEM	
C018	RAMP_HEIGHT	FE_LEVEL	TIMER	reserved	RAD_PROP_MULT_MEM	RAD_ERROR_ACC_MEM	RAD_INT_GAIN_MEM	SPEED_MULT_MEM	
C020	RAD_OFFSET_LO	RAD_ERROR_GAIN_MEM_LO	TPI_GAIN_LO	SP_MEM_LO	SP_MEM_HI	SPEED_SETPOINT	TPI_SIGNAL_MEM	RAD_CTRL_1_MEM2	
C028	RAD_CTRL_1_MEM	reserved	RAD_GAIN_MEM	STACK5	STACK4	STACK3	STACK2	STACK1	
C030	STACK0	OLDCOM	STATE_MULT_MEM	MEM_SLEDGE2_LO	MEM_SLEDGE2_HI	RAMP_INCR	SLEDGE_MULT_MEM2	FAST_SPEED	
C038	MEM_SLEDGE2_LO_LO	reserved	reserved	SLEDGE_OUT_MEM	reserved	reserved	reserved	FOCUS_INT_MEM1	
C040	INTERRUPT_REG	reserved	reserved	SLEDGE_PULSE_MEM	reserved	SPEED_DREMPEL_MEM	HOLD_MULT_MEM	XTRA_PRESET	
C048	reserved	reserved	reserved	reserved	SLEDGE_LONG_BRAKE	reserved	SLEDGE_POWER_MEM	RAD_MEM_PART1	
C050	SLEDGE_PULSE_HEIGHT	FOCUS_INJECT	RADIAL_INJECT	DET_PHASE	AGCFREQ	INJECTLEVEL1	INJECTLEVEL2	OSC	
C058	AGCGAINMEM	AGCGAINLO	FOCUS_OFFSET_AGC	INJECT_LO	OFFTRACK_HI	OFFTRACK_MI	OFFTRACK_LO	MIRN_MEM	
C060	PCS_STAT	START_LO	START_HI	LOC_LO	LOC_MI	LOC_HI	ACT_FF	PCS_FF_STROKE	

Table 6: External registers and memory space ...continued

ADDR (hex)	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
C068	PCS_SPEED_GAIN	SPEED_SETPOINT_LO	SPEED_SETPOINT_HI	reserved	reserved	PCS_PD	PCS_PD_INT	PCS_PD_INT_LO
C070	PCS_ACC_STEP	PCS_ACC_JUMP	VEL_ROOT_HI	VEL_ROOT_LO	PCS_STP_POS	PCS_STP_NEG	FOCUS_OFFSET	PROT_STAT
C078	RE_FILTER_MEM	FE_FILTER_MEM	RE_DET_LEVEL	FE_DET_LEVEL	EMFREAD_MEM	EMF_DAMP_MEM	RACSWITCH_MEM	PCS_SEN
C080	reserved							
.								
C0A8								
C0B0	ARC_STAT	ARC_FOC_IN	ARC_RAD_IN	ARC_FOC_OUT	ARC_RAD_OUT	ARC_FOC_DIFF	ARC_RAD_DIFF	ARC_ANG
C0B8	DEFECT_CNTRL1	DEFECT_CNTRL2	DEFECT_CNTRL3	HF_ENVELOPE	ALPHA0_DAC	CONTROL_REG	CALF_FORMAT	CNF_TEST_VALUE
C0C0	MIR_FIL_BLACK_HI	MIR_FIL_BLACK_LO	MIR_FIL_WHITE_HI	MIR_FIL_WHITE_LO	REG_FBK_BLACK_HI	REG_FBK_BLACK_LO	REG_FBK_WHITE_HI	REG_FBK_WHITE_LO
C0C8	CALF_PROBE_HI	CALF_PROBE_LO	reserved	reserved	reserved	reserved	reserved	reserved
C0D0	TLSLICECNTR	DECAY_RATE	ACTUAL_DIFF	FORCED_DIFF	AUX_ADC	PCS_HALL_PH	PEAK_PROBE	BOTTOM_PROBE
C0D8	PP_TPI_PROBE	reserved	PP_TPI_PROBE_HI	PP_TPI_PROBE_LO	reserved	reserved	DEFECT_COUNTER	DEFECT_SIGNALS
C0E0	OPC_STAT	OPC_CTRL1	OPC_CTRL2	OPC_REPEAT	OPC_DELAY	OPC_ADR_START	OPC_ADR_STOP	OPC_ALPHA0_START
C0E8	OPC_ALPHA0_STEP	OPC_PW_LPF	OPC_EMFH	OPC_EMFL	OPC_DEL_ACT	OPC_TIML	OPC_TIMH	reserved
C0F0	DEBUG0	DEBUG1	DEBUG2	DEBUG3	reserved	reserved	reserved	reserved
C0F8	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
C100	inaccessible							
.								
CFF8								
D000	external DRAM (PLUM subpage 2)							
.								
DFF8								

Table 6: External registers and memory space ...continued

ADDR (hex)	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
E000	external DRAM (PLUM subseg n)							
.								
FCF8								
FD00	BUFFERBASE		BUFFERTOP		TAGGED_CNT/ TAGGED_CNT_UPD		UNTAGGED_CNT/ UNTAGGED_CNT_UPD	
FD08	ACQ_AUTO_ CTRL	STRMSTRADDR			STRMSTOPADDR			ACQAUTO_INT
FD10	ACQAUTO_ INTEN	NXTXFR_ADDR			ENDXFR_ADDR/REM_CNT			BYTESPER SECTOR(L)
FD18	BYTESPER SECTOR(H)	TAGSCAN_ MASK	TAGSCAN_ VALUE	MHEAD			ACQMISS_STAT	HOST_AUTO_ CTRL
FD20	MATHPROC	TAGSCAN_ CNTL	TAGSCAN_ OFFS_H	TAGSCAN_ OFFS_L	MATCHED_ COUNT	reserved		
FD28	reserved							
.								
FD50								
FD58	reserved		DRAM_MODE/ DRAM_FEAT/ DRAM_COLW	reserved				
FD60	reserved							
FD68								
FD70	CAM_CMD/ CAM_STAT		CAM_DAT	reserved				
FD78	reserved							
FD80	AGCBW	AGCTHR_HI	AGCTHR_LO	AGCTHR_HI2	AGC_TIMHI	HF_AMPLITUDE	AGC_SET	DEFIRA0
FD88	DEFIRA1	DEFIRA2	DEFIRA3	HIGHPASS	OFFSETCONT	OFFSETDATA	OFFSET BOUND	OFFSET SETTING
FD90	SIFCONTROL	SERIF1	SERIF2	SERIF3	HF_DETECT1	HF_DETECT2	HF_DETECT3	AGCDAC_DIV
FD98	OFFSET_LVL	HFMAX_PEAK	HFMIN_PEAK	HF_DETECT4	DECSTATUS3	HF_DETECT5	HF_DETECT6	OFFSETBW
FDA0	GLUE1	PORTADATA/ PORTAREAD	PORTAMODE	reserved	DC_CONTROL	DC_VALUE	D1_OFFSET	D2_OFFSET



Table 6: External registers and memory space ...continued

ADDR (hex)	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
FDA8	D3_OFFSET	D4_OFFSET	S1_OFFSET	S2_OFFSET	DEMOD_DCOD_CONTROL	ENVELOPE_CONTROL	CLIPLEVEL_LE	GAIN_LE
FDB0	SWITCH_LE	LAST_GOOD_HEADER	CONTROL_AD_STORAGE	LAST_GOOD_ADDRESS	reserved			
FDB8	reserved							
FFC0	CHPLL_LOCK/PLL_FREQ_R	CHPLL_SET/CHPLL_ASYM	CHPLL_FREQ/CHPLL_JIT	CHPLL_EQU/CHPLL_LOCK_IN	CHPLL_F_MEAS/CHPLL_AVG_JIT	OUTPUT1	reserved	OUTPUT3
FFC8	CLOCKPRE2	SEMA2	MEAS_OUT_EN/AGC_GAIN	INT_EN/INT_STAT	MOTOR1/SLICE1	MOTOR2/EYE_OPEN	MOTOR3/TACHO4	MOTOR4
FFD0	MOTOR5	MOTOR6	CLOCKPRE1/SUB_C_STAT	DECOMODE/SUB_C_DATA	HFPLLMINMAX/SUB_C_END	ANASET/FIFO_FILL	VITSET/BCASTAT	TACHO1/BCADATA
FFD8	TACHO2	TACHO3	BCASET	SRESET	CHPLL_SET_2	MOTOR7	reserved	ANASET2
FFE0	reserved							
FFE8	reserved	HFDEFECT STATUS	reserved		HFDEFECT DATA	HFDEFECT DATAEND	reserved	
FFF0	reserved							
FFF8	reserved	C1BLER	C2BLER	reserved				

## 8. Limiting values

**Table 7: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(P)}$	digital supply voltage for the pad cells (3 V)		[1][2] -0.5	+4.0	V
$V_{DD(C)}$	digital supply voltage for the core (1.8 V)		[2] 1.65	1.95	V
$V_{DDA}$	analog supply voltage		[2] -0.5	+4.0	V
$V_{I(max)}$	input voltage on any input		[3] -0.5	$V_{DD} + 0.5$	V
$V_O$	output voltage on any output		-0.5	+6.5	V
$I_O$	output current continuous		-	20	mA
$I_{IK}$	DC input diode current continuous		-	20	mA
$T_{stg}$	storage temperature		-55	+125	°C
$V_{esd}$	electrostatic discharge voltage	human body model	[4] -1000	+2000	V
		machine model	[5] -200	+200	V

[1] All pad supply connections  $V_{DD(P)}$  must be made externally to the same power supply.

[2] All  $V_{SS}$  pins must be connected to the same external voltage.

[3] When digital inputs are connected to  $V_{DD(P)}$  at 3.3 V, the digital inputs are tolerant to the application of 5 V.

[4] Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  series resistor with a rise time of 15 ns.

[5] Equivalent to discharging a 200 pF capacitor via a 2.5  $\mu$ H series inductor.

## 9. Characteristics

**Table 8: Supplies**

$V_{DD(P)} = 3.0$  V to 3.6 V;  $V_{DD(C)} = 1.65$  V to 1.95 V;  $V_{DDA} = 3.0$  V to 3.6 V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD(C)}$	digital supply voltage for the core		1.65	1.8	1.95	V
$V_{DD(P)}$	digital supply voltage for the pad cells		3.0	3.3	3.6	V
$V_{DDA}$	analog supply voltage		3.0	3.3	3.6	V
$I_{DD(C)}$	digital supply current for the core	$V_{DD(C)} = 1.8$ V	-	55	-	mA
$I_{DD(P)}$	digital supply current for the pad cells	$V_{DD(P)} = 3.3$ V	-	135	-	mA
$I_{DDA}$	analog supply current	$V_{DDA} = 3.3$ V	-	65	-	mA

**Table 9: Analog blocks**

$V_{DD(P)} = 3.3\text{ V}$ ;  $V_{DD(C)} = 1.8\text{ V}$ ;  $V_{DDA} = 3.3\text{ V}$   $V_{SS} = 0\text{ V}$ ;  $T_{amb} = +25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Pin: IREF</b>						
$V_{IREF}$	reference voltage on pin IREF		1.16	1.26	1.36	V
$R_{IREF}$	external resistor on pin IREF ( $\pm 1\%$ )		-	24	-	k $\Omega$
$I_{IREF}$	output current from pin IREF		47	50	53	$\mu\text{A}$
<b>Pin: VCOM</b>						
$V_{VCOM}$	common mode reference voltage		1.08	1.2	1.32	V
$Z_o$	output impedance		-	-	10	$\Omega$
$C_{ext}$	external capacitor on pin VCOM		47	-	-	nF
<b>Pins: HFIN_DN and HFIN_DP</b>						
$f_{clk}$	clock sample rate		-	-	100	MHz
B	recovered bandwidth	1/3 Nyquist	-	46.6	-	MHz
ENOB	effective number of bits	at 100 MHz	-	7	-	
$V_{i(dif)(p-p)}$	differential input signal (peak-to-peak value)	0 dB; depends on $V_{DDA}$	-	2.0	$\frac{2.0}{3.3} \times V_{DDA}$	V
$V_{dif(offset)}$	differential offset voltage	$V_{HFIN\_DP}$ to $V_{HFIN\_DN}$	-100	-	+100	mV
$V_{cm(offset)}$	common mode offset voltage		-200	-	+100	mV
$V_{ADC(offset)}$	ADC offset voltage		-60	-	+60	mV
$C_{i(stat)}$	static input capacitance	input to ground	-	7	-	pF
		input to input	-	3	-	pF
$R_i$	input resistance		-	$\infty$	-	k $\Omega$
$t_{d(g)}$	group delay		-	-	100	ps
<b>Pin: HFIN_SE</b>						
$f_{clk}$	clock sample rate		-	-	100	MHz
B	recovered bandwidth		-	35	-	MHz
G	AGC gain range	32 steps	-2.1	-	+11.4	dB
THD	total harmonic distortion	$f_{sig} = 25\text{ MHz}$ ; at $V_{dif} = 1.4\text{ V (p-p)}$	-	-	-35	dB
S/N	signal-to-noise and distortion of AGC		-	50	-	dB
$V_{i(se)(p-p)}$	single-ended input signal (peak-to-peak value)	0 dB; depends on $V_{DDA1}$	-	1.4	$\frac{1.4}{3.3} \times V_{DDA}$	V
$C_{i(stat)}$	static input capacitance	input to ground	-	7	-	pF
$R_i$	input resistance		-	8.6	-	k $\Omega$
$t_{d(g)}$	group delay flatness	0 MHz to 35 MHz	-	-	600	ps
<b>Pins: D1, D2_TLN, D3_REN, D4_FEN, S1_MIRN and S2</b>						
$I_{IO(max)}$	maximum input/output current	selectable via gain	<a href="#">[1]</a> 1	-	16	$\mu\text{A}$
$V_i$	input voltage		-	$V_{VRIN}$	-	V
$G_{tol}$	gain tolerance		-20	0	+20	%

**Table 9: Analog blocks ...continued**

$V_{DD(P)} = 3.3\text{ V}$ ;  $V_{DD(C)} = 1.8\text{ V}$ ;  $V_{DDA} = 3.3\text{ V}$   $V_{SS} = 0\text{ V}$ ;  $T_{amb} = +25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$\Delta G$	variation of gain between channels					
	pins D1 to D2_TLN and D3_REN to D4_FEN		-4.5	-	+4.5	%
	pins S1_MIRN to S2		-6	-	+6	%
$C_{pcb(max)}$	maximum parasitic capacitance connected to input		-	-	25	pF
$f_{clk}$	sample rate		-	8.4672	-	MHz
B	recovered bandwidth		-	20	-	kHz
(THD+N)/S	total harmonic distortion-plus-noise to signal ratio	$I_{sink}$ or $I_{source} = 6\text{ }\mu\text{A}$	-	-	-40	dB
DR	dynamic range	$I_{sink}$ or $I_{source} = 6\text{ }\mu\text{A}$	50	-	-	dB
<b>Pin: VRIN</b>						
$V_{o(VRIN)}$	output driving voltage on pin VRIN		1.0	1.2	$0.5V_{DDA2} + 0.1$	V
$V_{i(VRIN)}$	input voltage on pin VRIN		1.0	-	$0.5V_{DDA2} + 0.1$	V
<b>Pin: FTCH</b>						
$V_{FTC(offset)}$	comparator FTC offset voltage		-20	-	+20	mV
$V_{FTC(hys)}$	comparator FTC hysteresis		-10	-	+10	mV
$V_{cm}$	common mode voltage		-	1.67	-	V
$f_{clk}$	clock sample rate		-	8.4672	-	MHz
$C_{i(stat)}$	static input capacitance	input to ground	-	7	-	pF
$R_i$	input resistance		100	-	-	k $\Omega$
<b>Pins: UOPB and UOPT</b>						
$V_{i(UOPB)}$	input voltage on pin UOPB		-	1	-	V
$V_{i(UOPT)}$	input voltage on pin UOPT		-	2.6	-	V
<b>Pins: ACT_EMFP and ACT_EMFN</b>						
$V_i$	input voltage		0	-	$V_{UOPT}$	V
$V_{cm}$	common mode voltage		-	0	-	V
G	gain		<a href="#">[2]</a> -	5	-	V
B	bandwidth		-	265	-	kHz
$R_i$	input resistance		80	100	120	k $\Omega$
$C_{i(stat)}$	static input capacitance		-	7	-	pF
<b>Pins: SIN_PHI, COS_PHI, XDET and ACT_EMFP <a href="#">[3]</a></b>						
$V_i$	input voltage		0	-	$V_{UOPT}$	V
$\Delta G$	gain matching between channels		-1	-	+1	%
$R_i$	input resistance		-	$\infty$	-	k $\Omega$
$C_{i(stat)}$	static input capacitance		-	7	-	pF
$C_{i(dyn)}$	dynamic input capacitance		-	5	-	pF

**Table 9: Analog blocks ...continued**

$V_{DD(P)} = 3.3\text{ V}$ ;  $V_{DD(C)} = 1.8\text{ V}$ ;  $V_{DDA} = 3.3\text{ V}$   $V_{SS} = 0\text{ V}$ ;  $T_{amb} = +25\text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{clk}$	sample rate		-	1.05	-	MHz
B	recovered bandwidth		5	-	-	kHz
ENOB	effective number of bits	at 1.05 MHz	-	7.2	-	
$CODE_{min(Vin)}$	output code for minimum $V_{UOPB}$ input		0	5	10	
$CODE_{max(Vin)}$	output code for maximum $V_{UOPT}$ input		251	253	255	

**Pin: ALPHA0**

$f_{clk}$	sample rate		-	1.05	-	MHz
$V_o$	output voltage		0	-	$V_{UOPT}$	V
$C_L$	load capacitance		-	-	25	pF
$R_L$	load resistance		10	-	30	k $\Omega$

**Clock multipliers**

$f_{ref}$	reference frequency		8	8.4672	17	MHz
MULT	multiplication ratios		5	-	24	
$f_{out}$	valid output frequencies		42.336	-	203.2128	MHz
$J_{clk(rms)}$	clock jitter (RMS value)		-	-	150	ps
$t_{set}$	settling time of clock		-	-	60	$\mu\text{s}$

- [1] Clips at maximum gain setting; input can handle 2 × the maximum signal amplitude.
- [2] Gain depends on application components.
- [3] Operating in bypass mode.

**Table 10: Digital blocks**

$V_{DD(P)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DD(C)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDA} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Digital inputs: PORE_NEG, HRESET and BCA (Schmitt-trigger inputs); TTL input with hysteresis</b>						
$V_{th(r)}$	switching threshold rising		1.4	-	1.9	V
$V_{th(f)}$	switching threshold falling		0.9	-	1.45	V
$V_{hys}$	hysteresis voltage		0.4	-	0.7	V
$C_i$	input capacitance		-	-	10	pF
<b>Digital inputs designated by 'T'; TTL input</b>						
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$I_{LI}$	input leakage current	$V_i = 0 - V_{DD(P)}$	[1] -10	-	+10	$\mu\text{A}$
$C_i$	input capacitance		-	-	10	pF
<b>Digital outputs designated by 'L' (CMOS levels)</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 2\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -2\text{ mA}$	$0.85V_{DD(P)}$	-	-	V
$C_L$	load capacitance		-	-	20	pF

**Table 10: Digital blocks ...continued**

$V_{DD(D)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DD(C)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDA} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{o(r)}$	output rise time	20 % to 80 % levels; $C_L = 10\text{ pF}$	-	1.0	-	ns
$t_{o(f)}$	output fall time	80 % to 20 % levels; $C_L = 10\text{ pF}$	-	1.0	-	ns
<b>Digital outputs designated by 'M' (CMOS levels)</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 4\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$	$0.85V_{DD(D)}$	-	-	V
$C_L$	load capacitance		-	-	20	pF
$t_{o(r)}$	output rise time	20 % to 80 % levels; $C_L = 10\text{ pF}$	-	0.9	-	ns
$t_{o(f)}$	output fall time	80 % to 20 % levels; $C_L = 10\text{ pF}$	-	0.9	-	ns
$I_{LO}$	3-state leakage current	$V_i = 0\text{ to }V_{DD(D)}$	-10	-	+10	$\mu\text{A}$
<b>Digital outputs designated by 'H' (CMOS levels)</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 6\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -6\text{ mA}$	$0.85V_{DD(D)}$	-	-	V
$C_L$	load capacitance		-	-	20	pF
$t_{o(r)}$	output rise time	20 % to 80 % levels; $C_L = 10\text{ pF}$	-	0.8	-	ns
$t_{o(f)}$	output fall time	80 % to 20 % levels; $C_L = 10\text{ pF}$	-	0.8	-	ns
$I_{LO}$	3-state leakage current	$V_i = 0\text{ to }V_{DD(D)}$	-10	-	+10	$\mu\text{A}$
<b>Digital outputs designated by 'AL' (ATA data bus levels)</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 4\text{ mA}$	-	-	0.5	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$	$0.9V_{DD(D)}$	-	-	V
$C_L$	load capacitance		-	-	100	pF
$t_{o(r)}$	output rise time	0.5 V to $0.9V_{DD(D)}$ ; $C_L = 100\text{ pF}$	5	-	-	ns
$t_{o(f)}$	output fall time	$0.9V_{DD(D)}$ to 0.5 V; $C_L = 100\text{ pF}$	5	-	-	ns
<b>Digital outputs designated by 'AH' (ATA levels)</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 12\text{ mA}$	-	-	0.5	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -4\text{ mA}$	$0.9V_{DD(D)}$	-	-	V
$C_L$	load capacitance		-	-	100	pF
$t_{o(r)}$	output rise time	0.5 V to $0.9V_{DD(D)}$ ; $C_L = 100\text{ pF}$	5	-	-	ns
$t_{o(f)}$	output fall time	$0.9V_{DD(D)}$ to 0.5 V; $C_L = 100\text{ pF}$	5	-	-	ns
<b>Digital input: CRIN (external clock)</b>						
$V_{IL}$	LOW-level input voltage		-0.3	-	+0.5	V
$V_{IH}$	HIGH-level input voltage		2.0	-	$V_{DDA} + 0.3$	V
$t_{IH}$	input HIGH time	relative to period	45	-	55	%

**Table 10: Digital blocks ...continued**

$V_{DD(P)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{DD(C)} = 1.65\text{ V to }1.95\text{ V}$ ;  $V_{DDA} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{LI}$	input leakage current		-10	-	+10	$\mu\text{A}$
$C_i$	input capacitance		-	-	7	pF
<b>Output: CROUT</b>						
$f_{xtal}$	crystal frequency	[2]	-	8.4672	-	MHz
$g_m$	mutual conductance at start-up		-	17	-	$\text{mA/V}$
$C_{fb}$	feedback capacitance		-	-	2	pF
$C_o$	output capacitance		-	-	7	pF
$R_{bias}$	internal bias resistor		-	200	-	$\text{k}\Omega$

[1] Input leakage does not apply to EAN\_WAITN, PSENN\_CS and ALE\_STB, as these pins have internal pull-up resistors.

[2] It is recommended that the nominal running series resistance of the crystal or ceramic resonator is  $\leq 60\ \Omega$ .

10. Package outline

LQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm

SOT459-1




Fig 3. Package outline LQFP208 (SOT459-1).



## 11. Soldering

### 11.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 11.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness  $\geq 2.5$  mm
  - for packages with a thickness  $< 2.5$  mm and a volume  $\geq 350$  mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 11.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## 11.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

## 11.5 Package related soldering information

**Table 11: Suitability of surface mount IC packages for wave and reflow soldering methods**

Package <sup>[1]</sup>	Soldering method	
	Wave	Reflow <sup>[2]</sup>
BGA, HTSSON..T <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOP..T <sup>[3]</sup> , TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[4]</sup>	suitable
PLCC <sup>[5]</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>[5]</sup> <sup>[6]</sup>	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>[7]</sup>	suitable
CWQCCN..L <sup>[8]</sup> , PMFP <sup>[9]</sup> , WQCCN..L <sup>[8]</sup>	not suitable	not suitable

[1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note (AN01026)*; order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.

[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## 12. Revision history

Table 12: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
SAA7818HL_3	20041125	Product data sheet	-	9397 750 14312	SAA7818HL_2
Modifications:	• <a href="#">Table 7: Table note 3</a> ; $V_{DD(C)}$ changed into $V_{DD(P)}$				
SAA7818HL_2	20041025	Product data sheet	-	9397 750 14026	SAA7818HL_1
SAA7818HL_1	20030923	Product specification	-	9397 750 11111	-

## 13. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup> <sup>[3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 14. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 15. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or

performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**ICs with CD functionality** — Purchase of a Philips IC with CD functionality does not convey an implied license under any patent right to use this IC in any CD application. A license needs to be obtained via Philips Intellectual Property & Standards ([www.ip.philips.com](http://www.ip.philips.com)), e-mail: [info.licensing@philips.com](mailto:info.licensing@philips.com).

**ICs with DVD functionality** — Purchase of a Philips IC with DVD functionality does not convey an implied license under any patent right to use this IC in any DVD application. A license needs to be obtained via Philips Intellectual Property & Standards ([www.ip.philips.com](http://www.ip.philips.com)), e-mail: [info.licensing@philips.com](mailto:info.licensing@philips.com).

## 16. Licenses

### Purchase of Philips I<sup>2</sup>C-bus components



Purchase of Philips I<sup>2</sup>C-bus components conveys a license under the Philips' I<sup>2</sup>C-bus patent to use the components in the I<sup>2</sup>C-bus system provided the system conforms to the I<sup>2</sup>C-bus specification defined by Koninklijke Philips Electronics N.V. This specification can be ordered using the code 9398 393 40011.

## 17. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

## 18. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>
<b>2</b>	<b>Features</b> .....	<b>1</b>
<b>3</b>	<b>Quick reference data</b> .....	<b>4</b>
<b>4</b>	<b>Ordering information</b> .....	<b>4</b>
<b>5</b>	<b>Block diagram</b> .....	<b>5</b>
<b>6</b>	<b>Pinning information</b> .....	<b>6</b>
6.1	Pinning .....	6
6.2	Pin description .....	6
<b>7</b>	<b>Register and memory map</b> .....	<b>13</b>
<b>8</b>	<b>Limiting values</b> .....	<b>18</b>
<b>9</b>	<b>Characteristics</b> .....	<b>18</b>
<b>10</b>	<b>Package outline</b> .....	<b>24</b>
<b>11</b>	<b>Soldering</b> .....	<b>25</b>
11.1	Introduction to soldering surface mount packages .....	25
11.2	Reflow soldering .....	25
11.3	Wave soldering .....	25
11.4	Manual soldering .....	26
11.5	Package related soldering information .....	26
<b>12</b>	<b>Revision history</b> .....	<b>28</b>
<b>13</b>	<b>Data sheet status</b> .....	<b>29</b>
<b>14</b>	<b>Definitions</b> .....	<b>29</b>
<b>15</b>	<b>Disclaimers</b> .....	<b>29</b>
<b>16</b>	<b>Licenses</b> .....	<b>29</b>
<b>17</b>	<b>Contact information</b> .....	<b>29</b>



© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 25 November 2004  
Document number: 9397 750 14312

Published in The Netherlands